-
Daniel Agar authored
* working debugging (one click build and debug) * SITL jmavsim * SITL gazebo * jlink px4_fmu-v{2-5} * improved syntax highlighting * GNU linker files * ROS message files msg/*.msg * jinja2 template files * fixed intellisense supportDaniel Agar authored* working debugging (one click build and debug) * SITL jmavsim * SITL gazebo * jlink px4_fmu-v{2-5} * improved syntax highlighting * GNU linker files * ROS message files msg/*.msg * jinja2 template files * fixed intellisense support
.gitignore 865 B
*.dSYM
*.o
*.gch
*.pyc
*~
.*.swp
.context
.cproject
.DS_Store
.gdbinit
.gdb_history
.project
.settings
.swp
.~lock.*
Testing/
Packages/*
build/*
build_*/
core
cscope.out
cscope.in.out
cscope.po.out
Firmware.sublime-workspace
user.sublime*
/Documentation/doxy.log
/Documentation/html/
/Documentation/doxygen*objdb*tmp
.tags
tags
.tags_sorted_by_file
.pydevproject
.ropeproject
*.orig
Firmware.zip
*.generated.h
.vagrant
*.pretty
xcode
rootfs/
*.autosave
CMakeLists.txt.user
GPATH
GRTAGS
GTAGS
*.creator
*.creator.user
*.files
*.includes
# CLion ignores
.idea
cmake-build-*/
posix-configs/SITL/init/test/*_generated
/airframes.md
/airframes.xml
/parameters.md
/parameters.xml
/modules
/msg/ros/*.msg
*.gcov
.coverage
.coverage.*
.vscode/.cortex-debug.peripherals.state.json
.vscode/.cortex-debug.registers.state.json
.vscode/compile_commands.json.vscode/ipch/