- Oct 03, 2018
-
-
Beat Küng authored
-
Beat Küng authored
Just to make sure we never have an UUID == 0
-
Daniel Agar authored
-
David Sidrane authored
This file was clearly clearly but built.
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
This common code can be used byt posix based boars to provide the board_identity API.
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
-
David Sidrane authored
The form of the PX4 GUID is as follows: offset:0 1 2 - 17 <ARCH MSD><ARCH LSD><MSD CPU UUID>...<LSD CPU UUID> Where <ARCH MSD><ARCH LSD> are a monotonic ordinal number assigned by PX4 to a chip architecture (PX4_SOC_ARCH_ID). The 2 bytes are used to create a globally unique ID when prepended to a padded CPU ID. In the case where the CPU's UUID is shorter than 16 bytes it will be padded with 0's starting at offset [2] until PX4_CPU_MFGUID_BYTE_LENGTH-PX4_CPU_UUID_BYTE_LENGTH -1 I.E. For the STM32 offset:0 1 2 3 4 5 6 - 17 <ARCH MSD><ARCH LSD>[0][0][0][0]<MSD CPU UUID>...<LSD CPU UUID> I.E. For as CPU with a 16 byte UUID offset:0 1 2 - 17 <ARCH MSD><ARCH LSD><MSD CPU UUID>...<LSD CPU UUID>
-
David Sidrane authored
-
- Oct 02, 2018