Skip to content
Snippets Groups Projects
Commit 0c9c28e5 authored by Sander de Snoo's avatar Sander de Snoo
Browse files

Added example with image to channel delay

parent 8345f74a
No related branches found
No related tags found
No related merge requests found
No preview for this file type
docs/img/delay.png

9.88 KiB

......@@ -18,6 +18,8 @@ Signal delays in pulse and acquisition paths are caused by:
The delay can be specified per channel. It is specified as the delay added to the channel.
Channel delays add extra samples on the begin and end of the uploaded sequence.
Example:
If the MW signal is delayed by the VSG and arrives 45 ns later than the signals of gates P1 and P2,
then you can add 45 ns to the gates P1 and P2.
......@@ -27,10 +29,22 @@ Example:
pl.add_channel_delay('P1', 45)
pl.add_channel_delay('P2', 45)
Alternatively, you can also subtract 45 ns for the I and Q channel.
Alternatively, you can subtract 45 ns for the I and Q channel.
.. code-block:: python
pl.add_channel_delay('I1', -45)
pl.add_channel_delay('Q1', -45)
Example:
.. figure:: /img/delay.png
:scale: 100%
Delays on P2 and SD1.
.. code-block:: python
pl.add_channel_delay('P1', 0)
pl.add_channel_delay('P2', -10)
pl.add_channel_delay('SD1', +20)
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment