Newer
Older
<Property Name="target.WebServer.Enabled" Type="Bool">true</Property>
<Property Name="target.WebServer.LogEnabled" Type="Bool">false</Property>
<Property Name="target.WebServer.LogPath" Type="Path">/c/ni-rt/system/www/www.log</Property>
<Property Name="target.WebServer.Port" Type="Int">80</Property>
<Property Name="target.WebServer.RootPath" Type="Path">/c/ni-rt/system/www</Property>
<Property Name="target.WebServer.TcpAccess" Type="Str">c+*</Property>
<Property Name="target.WebServer.Timeout" Type="Int">60</Property>
<Property Name="target.WebServer.ViAccess" Type="Str">+*</Property>
<Property Name="target.webservices.SecurityAPIKey" Type="Str">PqVr/ifkAQh+lVrdPIykXlFvg12GhhQFR8H9cUhphgg=:pTe9HRlQuMfJxAG6QCGq7UvoUpJzAzWGKy5SbZ+roSU=</Property>
<Property Name="target.webservices.ValidTimestampWindow" Type="Int">15</Property>
<Item Name="www" Type="Folder">
<Item Name="logo_tumux.png" Type="Document" URL="../www/images/logo_tumux.png"/>
<Item Name="LVRTE2015_f1Patchmin.exe" Type="Document" URL="../www/files/LVRTE2015_f1Patchmin.exe"/>
<Item Name="tumux-10.html" Type="Document" URL="../www/tumux-10.html"/>
</Item>
<Item Name="Chassis" Type="cRIO Chassis">
<Property Name="crio.ProgrammingMode" Type="Str">fpga</Property>
<Property Name="crio.ResourceID" Type="Str">RIO0</Property>
<Property Name="crio.Type" Type="Str">cRIO-9076</Property>
<Item Name="TUmux-temp-FPGA" Type="FPGA Target">
<Property Name="AutoRun" Type="Bool">false</Property>
<Property Name="configString.guid" Type="Str">{08CA73D5-EC0D-439E-812B-31CFC1BA4C8B}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO0;0;ReadMethodType=bool;WriteMethodType=bool{11E46FD4-A286-4F46-AE97-025F663D9C68}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO2;0;ReadMethodType=bool;WriteMethodType=bool{143D5197-0B1A-49DF-8D8F-FDC2A70552CA}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO3;0;ReadMethodType=bool;WriteMethodType=bool{1867DDCD-1C58-4DC4-B3A5-41DFF040C3FC}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7:0;0;ReadMethodType=u8;WriteMethodType=u8{2D276727-74F9-483D-A829-509043420EBD}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7;0;ReadMethodType=bool;WriteMethodType=bool{403A4241-B5EC-4DDA-8FF9-351B63D0C117}resource=/Chassis Temperature;0;ReadMethodType=i16{50FC73EA-2074-4446-91CB-49881B143122}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO6;0;ReadMethodType=bool;WriteMethodType=bool{5BA4FC49-6A97-4015-96DB-7EB0C43774A8}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO4;0;ReadMethodType=bool;WriteMethodType=bool{78EDB831-7D9D-4AFC-A727-9D97FE22AF2F}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO1;0;ReadMethodType=bool;WriteMethodType=bool{7D9CE807-7BAC-4B47-92F3-B57A2E0124F7}resource=/FPGA LED;0;ReadMethodType=bool;WriteMethodType=bool{924FD7E3-68B5-469D-9E84-FC2F5331D558}resource=/Scan Clock;0;ReadMethodType=bool{969024BE-B319-4F0C-B7A9-D636A97DA8F9}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO5;0;ReadMethodType=bool;WriteMethodType=bool{B29BD20C-8074-4E44-B781-DC39A3B39C3F}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{BF834285-E135-4280-B37A-A0722769C564}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9472,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{D0660221-CFC2-4B60-82A3-0862F6D362F6}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{F0B886FE-3997-4DD2-9C48-9E8DCDBAE8BD}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;cRIO-9076/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9076FPGA_TARGET_FAMILYSPARTAN6TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9076/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9076FPGA_TARGET_FAMILYSPARTAN6TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]FPGA LEDresource=/FPGA LED;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO0ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO0;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO1ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO1;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO2ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO2;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO3ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO3;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO4ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO4;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO5ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO5;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO6ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO6;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO7:0ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod1/DO7ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7;0;ReadMethodType=bool;WriteMethodType=boolMod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9472,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool</Property>
<Property Name="NI.LV.FPGA.CompileConfigString" Type="Str">cRIO-9076/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9076FPGA_TARGET_FAMILYSPARTAN6TARGET_TYPEFPGA</Property>
<Property Name="NI.LV.FPGA.Version" Type="Int">6</Property>
<Property Name="Resource Name" Type="Str">RIO0</Property>
<Property Name="Target Class" Type="Str">cRIO-9076</Property>
<Property Name="Top-Level Timing Source" Type="Str">40 MHz Onboard Clock</Property>
<Property Name="Top-Level Timing Source Is Default" Type="Bool">true</Property>
<Item Name="Chassis I/O" Type="Folder">
<Item Name="Chassis Temperature" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="resource">
<Value>/Chassis Temperature</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{403A4241-B5EC-4DDA-8FF9-351B63D0C117}</Property>
</Item>
<Item Name="FPGA LED" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="resource">
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{7D9CE807-7BAC-4B47-92F3-B57A2E0124F7}</Property>
</Item>
<Item Name="Scan Clock" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="resource">
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{924FD7E3-68B5-469D-9E84-FC2F5331D558}</Property>
</Item>
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="resource">
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{D0660221-CFC2-4B60-82A3-0862F6D362F6}</Property>
</Item>
<Item Name="System Reset" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="resource">
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{B29BD20C-8074-4E44-B781-DC39A3B39C3F}</Property>
</Item>
</Item>
<Item Name="Mod1" Type="Folder">
<Item Name="Mod1/DO0" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO0</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{08CA73D5-EC0D-439E-812B-31CFC1BA4C8B}</Property>
</Item>
<Item Name="Mod1/DO1" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO1</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{78EDB831-7D9D-4AFC-A727-9D97FE22AF2F}</Property>
</Item>
<Item Name="Mod1/DO2" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO2</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{11E46FD4-A286-4F46-AE97-025F663D9C68}</Property>
</Item>
<Item Name="Mod1/DO3" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO3</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{143D5197-0B1A-49DF-8D8F-FDC2A70552CA}</Property>
</Item>
<Item Name="Mod1/DO4" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO4</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{5BA4FC49-6A97-4015-96DB-7EB0C43774A8}</Property>
</Item>
<Item Name="Mod1/DO5" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO5</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{969024BE-B319-4F0C-B7A9-D636A97DA8F9}</Property>
</Item>
<Item Name="Mod1/DO6" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO6</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{50FC73EA-2074-4446-91CB-49881B143122}</Property>
</Item>
<Item Name="Mod1/DO7" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO7</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{2D276727-74F9-483D-A829-509043420EBD}</Property>
</Item>
<Item Name="Mod1/DO7:0" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO7:0</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{1867DDCD-1C58-4DC4-B3A5-41DFF040C3FC}</Property>
</Item>
</Item>
<Item Name="40 MHz Onboard Clock" Type="FPGA Base Clock">
<Property Name="FPGA.PersistentID" Type="Str">{F0B886FE-3997-4DD2-9C48-9E8DCDBAE8BD}</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig" Type="Str">ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.Accuracy" Type="Dbl">100</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.ClockSignalName" Type="Str">Clk40</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MaxDutyCycle" Type="Dbl">50</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MaxFrequency" Type="Dbl">40000000</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MinDutyCycle" Type="Dbl">50</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MinFrequency" Type="Dbl">40000000</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.NominalFrequency" Type="Dbl">40000000</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.PeakPeriodJitter" Type="Dbl">250</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.ResourceName" Type="Str">40 MHz Onboard Clock</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.SupportAndRequireRuntimeEnableDisable" Type="Bool">false</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.TopSignalConnect" Type="Str">Clk40</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.VariableFrequency" Type="Bool">false</Property>
<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
<Property Name="NI.LV.FPGA.Version" Type="Int">5</Property>
</Item>
<Item Name="cRIO.FPGA.9472.vi" Type="VI" URL="../drivers/cRIO/cRIO.FPGA.9472.vi">
<Property Name="BuildSpec" Type="Str">{510D072B-C7E5-44C9-A43E-7AB382AD77FB}</Property>
<Property Name="configString.guid" Type="Str">{08CA73D5-EC0D-439E-812B-31CFC1BA4C8B}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO0;0;ReadMethodType=bool;WriteMethodType=bool{11E46FD4-A286-4F46-AE97-025F663D9C68}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO2;0;ReadMethodType=bool;WriteMethodType=bool{143D5197-0B1A-49DF-8D8F-FDC2A70552CA}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO3;0;ReadMethodType=bool;WriteMethodType=bool{1867DDCD-1C58-4DC4-B3A5-41DFF040C3FC}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7:0;0;ReadMethodType=u8;WriteMethodType=u8{2D276727-74F9-483D-A829-509043420EBD}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7;0;ReadMethodType=bool;WriteMethodType=bool{403A4241-B5EC-4DDA-8FF9-351B63D0C117}resource=/Chassis Temperature;0;ReadMethodType=i16{50FC73EA-2074-4446-91CB-49881B143122}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO6;0;ReadMethodType=bool;WriteMethodType=bool{5BA4FC49-6A97-4015-96DB-7EB0C43774A8}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO4;0;ReadMethodType=bool;WriteMethodType=bool{78EDB831-7D9D-4AFC-A727-9D97FE22AF2F}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO1;0;ReadMethodType=bool;WriteMethodType=bool{7D9CE807-7BAC-4B47-92F3-B57A2E0124F7}resource=/FPGA LED;0;ReadMethodType=bool;WriteMethodType=bool{924FD7E3-68B5-469D-9E84-FC2F5331D558}resource=/Scan Clock;0;ReadMethodType=bool{969024BE-B319-4F0C-B7A9-D636A97DA8F9}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO5;0;ReadMethodType=bool;WriteMethodType=bool{B29BD20C-8074-4E44-B781-DC39A3B39C3F}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{BF834285-E135-4280-B37A-A0722769C564}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9472,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{D0660221-CFC2-4B60-82A3-0862F6D362F6}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{F0B886FE-3997-4DD2-9C48-9E8DCDBAE8BD}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;cRIO-9076/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9076FPGA_TARGET_FAMILYSPARTAN6TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9076/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9076FPGA_TARGET_FAMILYSPARTAN6TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]FPGA LEDresource=/FPGA LED;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO0ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO0;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO1ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO1;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO2ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO2;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO3ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO3;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO4ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO4;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO5ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO5;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO6ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO6;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO7:0ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod1/DO7ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7;0;ReadMethodType=bool;WriteMethodType=boolMod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9472,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool</Property>
<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\dgeerts\LabVIEW-Git\TUmux\FPGA Bitfiles\tumux_TUmux-temp-FPGA_FPGA9472Interfac_tKi5ApVZ4Ds.lvbitx</Property>
</Item>
6211
6212
6213
6214
6215
6216
6217
6218
6219
6220
6221
6222
6223
6224
6225
6226
6227
6228
6229
6230
6231
6232
6233
6234
6235
6236
6237
6238
6239
6240
6241
6242
6243
6244
6245
6246
6247
6248
6249
6250
6251
6252
6253
6254
6255
6256
6257
6258
6259
6260
6261
6262
6263
6264
6265
6266
6267
6268
6269
6270
6271
6272
6273
6274
6275
6276
6277
6278
6279
6280
6281
6282
6283
6284
6285
6286
6287
6288
6289
6290
6291
6292
6293
6294
6295
6296
6297
6298
6299
6300
6301
6302
6303
6304
6305
6306
6307
6308
6309
6310
6311
6312
6313
6314
6315
6316
6317
6318
6319
6320
6321
6322
6323
6324
6325
6326
6327
6328
6329
6330
6331
6332
6333
<Item Name="IP Builder" Type="IP Builder Target">
<Item Name="Dependencies" Type="Dependencies"/>
<Item Name="Build Specifications" Type="Build"/>
</Item>
<Item Name="Mod1" Type="RIO C Series Module">
<Property Name="crio.Calibration" Type="Str">1</Property>
<Property Name="crio.Location" Type="Str">Slot 1</Property>
<Property Name="crio.RequiresValidation" Type="Bool">false</Property>
<Property Name="crio.SDcounterSlaveChannelMask" Type="Str">0</Property>
<Property Name="crio.SDCounterSlaveMasterSlot" Type="Str">0</Property>
<Property Name="crio.SDInputFilter" Type="Str">128</Property>
<Property Name="crio.SDPWMPeriod0" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod1" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod2" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod3" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod4" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod5" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod6" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod7" Type="Str">0</Property>
<Property Name="crio.SupportsDynamicRes" Type="Bool">false</Property>
<Property Name="crio.Type" Type="Str">NI 9472</Property>
<Property Name="cRIOModule.DigitalIOMode" Type="Str">0</Property>
<Property Name="cRIOModule.DIO3_0InitialDir" Type="Str">0</Property>
<Property Name="cRIOModule.DIO7_4InitialDir" Type="Str">0</Property>
<Property Name="cRIOModule.EnableSpecialtyDigital" Type="Str">false</Property>
<Property Name="cRIOModule.NumSyncRegs" Type="Str">11111111</Property>
<Property Name="FPGA.PersistentID" Type="Str">{BF834285-E135-4280-B37A-A0722769C564}</Property>
</Item>
<Item Name="Dependencies" Type="Dependencies"/>
<Item Name="Build Specifications" Type="Build">
<Item Name="FPGA 9472 Interface" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
<Property Name="BuildSpecDecription" Type="Str"></Property>
<Property Name="BuildSpecName" Type="Str">FPGA 9472 Interface</Property>
<Property Name="Comp.BitfileName" Type="Str">tumux_TUmux-temp-FPGA_FPGA9472Interfac_tKi5ApVZ4Ds.lvbitx</Property>
<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
<Property Name="Comp.Version.Build" Type="Int">5</Property>
<Property Name="Comp.Version.Fix" Type="Int">0</Property>
<Property Name="Comp.Version.Major" Type="Int">1</Property>
<Property Name="Comp.Version.Minor" Type="Int">0</Property>
<Property Name="Comp.VersionAutoIncrement" Type="Bool">true</Property>
<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
<Property Name="Comp.Xilinx.MapEffort" Type="Str">high(timing)</Property>
<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/dgeerts/LabVIEW-Git/TUmux/FPGA Bitfiles/tumux_TUmux-temp-FPGA_FPGA9472Interfac_tKi5ApVZ4Ds.lvbitx</Property>
<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/tumux_TUmux-temp-FPGA_FPGA9472Interfac_tKi5ApVZ4Ds.lvbitx</Property>
<Property Name="ProjectPath" Type="Path">/K/bt/ftd/labview/Projects/Tumux/LV2015/tumux.lvproj</Property>
<Property Name="RelativePath" Type="Bool">true</Property>
<Property Name="RunWhenLoaded" Type="Bool">true</Property>
<Property Name="SupportDownload" Type="Bool">true</Property>
<Property Name="SupportResourceEstimation" Type="Bool">true</Property>
<Property Name="TargetName" Type="Str">FPGA Target</Property>
<Property Name="TopLevelVI" Type="Ref"></Property>
</Item>
</Item>
</Item>
</Item>
<Item Name="tumux.vi" Type="VI" URL="../tumux.vi"/>
<Item Name="Dependencies" Type="Dependencies">
<Item Name="user.lib" Type="Folder">
<Item Name="Array of VData to VArray__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Array of VData to VArray__ogtk.vi"/>
<Item Name="Array of VData to VCluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Array of VData to VCluster__ogtk.vi"/>
<Item Name="Array Size(s)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Array Size(s)__ogtk.vi"/>
<Item Name="Array to Array of VData__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Array to Array of VData__ogtk.vi"/>
<Item Name="Build Error Cluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/error/error.llb/Build Error Cluster__ogtk.vi"/>
<Item Name="Build Path - File Names and Paths Arrays - path__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - File Names and Paths Arrays - path__ogtk.vi"/>
<Item Name="Build Path - File Names and Paths Arrays__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - File Names and Paths Arrays__ogtk.vi"/>
<Item Name="Build Path - File Names Array - path__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - File Names Array - path__ogtk.vi"/>
<Item Name="Build Path - File Names Array__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - File Names Array__ogtk.vi"/>
<Item Name="Build Path - Traditional - path__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - Traditional - path__ogtk.vi"/>
<Item Name="Build Path - Traditional__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - Traditional__ogtk.vi"/>
<Item Name="Build Path__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path__ogtk.vi"/>
<Item Name="Cluster to Array of VData__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Cluster to Array of VData__ogtk.vi"/>
<Item Name="Create Dir if Non-Existant__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Create Dir if Non-Existant__ogtk.vi"/>
<Item Name="Encode Section and Key Names__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Encode Section and Key Names__ogtk.vi"/>
<Item Name="File Exists - Array__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/File Exists - Array__ogtk.vi"/>
<Item Name="File Exists - Scalar__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/File Exists - Scalar__ogtk.vi"/>
<Item Name="File Exists__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/File Exists__ogtk.vi"/>
<Item Name="Format Numeric Array__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Format Numeric Array__ogtk.vi"/>
<Item Name="Format Variant Into String__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/string/string.llb/Format Variant Into String__ogtk.vi"/>
<Item Name="Get Array Element TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Array Element TD__ogtk.vi"/>
<Item Name="Get Array Element TDEnum__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Array Element TDEnum__ogtk.vi"/>
<Item Name="Get Cluster Element Names__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Cluster Element Names__ogtk.vi"/>
<Item Name="Get Cluster Elements TDs__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Cluster Elements TDs__ogtk.vi"/>
<Item Name="Get Data Name from TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Data Name from TD__ogtk.vi"/>
<Item Name="Get Data Name__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Data Name__ogtk.vi"/>
<Item Name="Get Default Data from TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Default Data from TD__ogtk.vi"/>
<Item Name="Get Element TD from Array TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Element TD from Array TD__ogtk.vi"/>
<Item Name="Get Header from TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Header from TD__ogtk.vi"/>
<Item Name="Get Last PString__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Last PString__ogtk.vi"/>
<Item Name="Get PString__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get PString__ogtk.vi"/>
<Item Name="Get Refnum Type Enum from Data__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Refnum Type Enum from Data__ogtk.vi"/>
<Item Name="Get Refnum Type Enum from TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Refnum Type Enum from TD__ogtk.vi"/>
<Item Name="Get Strings from Enum TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Strings from Enum TD__ogtk.vi"/>
<Item Name="Get Strings from Enum__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Strings from Enum__ogtk.vi"/>
<Item Name="Get TDEnum from Data__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get TDEnum from Data__ogtk.vi"/>
<Item Name="Get Variant Attributes__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Variant Attributes__ogtk.vi"/>
<Item Name="Get Waveform Type Enum from Data__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Waveform Type Enum from Data__ogtk.vi"/>
<Item Name="Get Waveform Type Enum from TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Waveform Type Enum from TD__ogtk.vi"/>
<Item Name="Parse String with TDs__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Parse String with TDs__ogtk.vi"/>
<Item Name="Read INI Cluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Read INI Cluster__ogtk.vi"/>
<Item Name="Read Key (Variant)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Read Key (Variant)__ogtk.vi"/>
<Item Name="Read Section Cluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Read Section Cluster__ogtk.vi"/>
<Item Name="Refnum Subtype Enum__ogtk.ctl" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Refnum Subtype Enum__ogtk.ctl"/>
<Item Name="Reshape 1D Array__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Reshape 1D Array__ogtk.vi"/>
<Item Name="Reshape Array to 1D VArray__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Reshape Array to 1D VArray__ogtk.vi"/>
<Item Name="Resolve Timestamp Format__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/string/string.llb/Resolve Timestamp Format__ogtk.vi"/>
<Item Name="Set Data Name__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Set Data Name__ogtk.vi"/>
<Item Name="Set Enum String Value__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Set Enum String Value__ogtk.vi"/>
6334
6335
6336
6337
6338
6339
6340
6341
6342
6343
6344
6345
6346
6347
6348
6349
6350
6351
6352
6353
6354
6355
6356
6357
6358
6359
6360
6361
6362
<Item Name="Slice 1D Array (BOL)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (BOL)__ogtk.vi"/>
<Item Name="Slice 1D Array (CDB)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (CDB)__ogtk.vi"/>
<Item Name="Slice 1D Array (CSG)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (CSG)__ogtk.vi"/>
<Item Name="Slice 1D Array (CTL-REF)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (CTL-REF)__ogtk.vi"/>
<Item Name="Slice 1D Array (CXT)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (CXT)__ogtk.vi"/>
<Item Name="Slice 1D Array (DBL)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (DBL)__ogtk.vi"/>
<Item Name="Slice 1D Array (ENUM)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (ENUM)__ogtk.vi"/>
<Item Name="Slice 1D Array (ERR)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (ERR)__ogtk.vi"/>
<Item Name="Slice 1D Array (EXT)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (EXT)__ogtk.vi"/>
<Item Name="Slice 1D Array (FILE-REF)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (FILE-REF)__ogtk.vi"/>
<Item Name="Slice 1D Array (I08)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (I08)__ogtk.vi"/>
<Item Name="Slice 1D Array (I16)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (I16)__ogtk.vi"/>
<Item Name="Slice 1D Array (I32)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (I32)__ogtk.vi"/>
<Item Name="Slice 1D Array (I64)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (I64)__ogtk.vi"/>
<Item Name="Slice 1D Array (LVObject)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (LVObject)__ogtk.vi"/>
<Item Name="Slice 1D Array (MENU-REF)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (MENU-REF)__ogtk.vi"/>
<Item Name="Slice 1D Array (MENU-RING)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (MENU-RING)__ogtk.vi"/>
<Item Name="Slice 1D Array (PATH)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (PATH)__ogtk.vi"/>
<Item Name="Slice 1D Array (PICT-RING)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (PICT-RING)__ogtk.vi"/>
<Item Name="Slice 1D Array (SIG)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (SIG)__ogtk.vi"/>
<Item Name="Slice 1D Array (String)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (String)__ogtk.vi"/>
<Item Name="Slice 1D Array (TXT&PICT-RING)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (TXT&PICT-RING)__ogtk.vi"/>
<Item Name="Slice 1D Array (TXT-RING)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (TXT-RING)__ogtk.vi"/>
<Item Name="Slice 1D Array (U08)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (U08)__ogtk.vi"/>
<Item Name="Slice 1D Array (U16)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (U16)__ogtk.vi"/>
<Item Name="Slice 1D Array (U32)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (U32)__ogtk.vi"/>
<Item Name="Slice 1D Array (U64)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (U64)__ogtk.vi"/>
<Item Name="Slice 1D Array (VAR)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (VAR)__ogtk.vi"/>
<Item Name="Slice 1D Array__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array__ogtk.vi"/>
<Item Name="Split Cluster TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Split Cluster TD__ogtk.vi"/>
<Item Name="Strip Path - Arrays__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Strip Path - Arrays__ogtk.vi"/>
<Item Name="Strip Path - Traditional__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Strip Path - Traditional__ogtk.vi"/>
<Item Name="Strip Path__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Strip Path__ogtk.vi"/>
<Item Name="Strip Units__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Strip Units__ogtk.vi"/>
<Item Name="Trim Whitespace (String Array)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/string/string.llb/Trim Whitespace (String Array)__ogtk.vi"/>
<Item Name="Trim Whitespace (String)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/string/string.llb/Trim Whitespace (String)__ogtk.vi"/>
<Item Name="Trim Whitespace__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/string/string.llb/Trim Whitespace__ogtk.vi"/>
<Item Name="Type Descriptor Enumeration__ogtk.ctl" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Type Descriptor Enumeration__ogtk.ctl"/>
<Item Name="Type Descriptor Header__ogtk.ctl" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Type Descriptor Header__ogtk.ctl"/>
<Item Name="Type Descriptor__ogtk.ctl" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Type Descriptor__ogtk.ctl"/>
<Item Name="Variant to Header Info__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Variant to Header Info__ogtk.vi"/>
<Item Name="Waveform Subtype Enum__ogtk.ctl" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Waveform Subtype Enum__ogtk.ctl"/>
<Item Name="Write INI Cluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Write INI Cluster__ogtk.vi"/>
<Item Name="Write Key (Variant)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Write Key (Variant)__ogtk.vi"/>
<Item Name="Write Section Cluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Write Section Cluster__ogtk.vi"/>
</Item>
<Item Name="vi.lib" Type="Folder">
<Item Name="8.6CompatibleGlobalVar.vi" Type="VI" URL="/<vilib>/Utility/config.llb/8.6CompatibleGlobalVar.vi"/>
<Item Name="API Main.lvlib" Type="Library" URL="/<vilib>/NI/Modbus Library/API/Wrapper/API Main.lvlib"/>
<Item Name="ASCII Data Unit.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Transmission Data Unit/ASCII/ASCII Data Unit.lvclass"/>
<Item Name="Bits to Bytes.vi" Type="VI" URL="/<vilib>/NI/Modbus Library/Utility/Bits to Bytes.vi"/>
<Item Name="BuildHelpPath.vi" Type="VI" URL="/<vilib>/Utility/error.llb/BuildHelpPath.vi"/>
<Item Name="Bytes to Bits.vi" Type="VI" URL="/<vilib>/NI/Modbus Library/Utility/Bytes to Bits.vi"/>
<Item Name="Bytes to U16s.vi" Type="VI" URL="/<vilib>/NI/Modbus Library/Utility/Bytes to U16s.vi"/>
<Item Name="Check if File or Folder Exists.vi" Type="VI" URL="/<vilib>/Utility/libraryn.llb/Check if File or Folder Exists.vi"/>
<Item Name="Check Special Tags.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Check Special Tags.vi"/>
<Item Name="Clear Errors.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Clear Errors.vi"/>
<Item Name="Convert property node font to graphics font.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Convert property node font to graphics font.vi"/>
<Item Name="Details Display Dialog.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Details Display Dialog.vi"/>
<Item Name="Device Data Model.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Data Model/Device Data Model.lvclass"/>
6394
6395
6396
6397
6398
6399
6400
6401
6402
6403
6404
6405
6406
6407
6408
6409
6410
6411
6412
6413
6414
6415
<Item Name="DialogType.ctl" Type="VI" URL="/<vilib>/Utility/error.llb/DialogType.ctl"/>
<Item Name="DialogTypeEnum.ctl" Type="VI" URL="/<vilib>/Utility/error.llb/DialogTypeEnum.ctl"/>
<Item Name="Error Cluster From Error Code.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Error Cluster From Error Code.vi"/>
<Item Name="Error Code Database.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Error Code Database.vi"/>
<Item Name="ErrorConvert.vi" Type="VI" URL="/<vilib>/FieldPoint/SubVIs/ErrorConvert.vi"/>
<Item Name="ErrWarn.ctl" Type="VI" URL="/<vilib>/Utility/error.llb/ErrWarn.ctl"/>
<Item Name="eventvkey.ctl" Type="VI" URL="/<vilib>/event_ctls.llb/eventvkey.ctl"/>
<Item Name="Find Tag.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Find Tag.vi"/>
<Item Name="Format Message String.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Format Message String.vi"/>
<Item Name="FP Check Error.vi" Type="VI" URL="/<vilib>/FieldPoint/SubVIs/FP Check Error.vi"/>
<Item Name="FP Get Configuration Info.vi" Type="VI" URL="/<vilib>/FieldPoint/FP Get Configuration Info.vi"/>
<Item Name="FP Write (Boolean -IO).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Boolean -IO).vi"/>
<Item Name="FP Write (Boolean Array -IO).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Boolean Array -IO).vi"/>
<Item Name="FP Write (Boolean Array).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Boolean Array).vi"/>
<Item Name="FP Write (Boolean).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Boolean).vi"/>
<Item Name="FP Write (Float -IO).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Float -IO).vi"/>
<Item Name="FP Write (Float Array -IO).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Float Array -IO).vi"/>
<Item Name="FP Write (Float Array).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Float Array).vi"/>
<Item Name="FP Write (Float).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Float).vi"/>
<Item Name="FP Write (Polymorphic).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Polymorphic).vi"/>
<Item Name="General Error Handler Core CORE.vi" Type="VI" URL="/<vilib>/Utility/error.llb/General Error Handler Core CORE.vi"/>
<Item Name="General Error Handler.vi" Type="VI" URL="/<vilib>/Utility/error.llb/General Error Handler.vi"/>
<Item Name="Generate UUID.vi" Type="VI" URL="/<vilib>/NI/Modbus Library/Utility/Generate UUID.vi"/>
<Item Name="Get String Text Bounds.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Get String Text Bounds.vi"/>
<Item Name="Get Text Rect.vi" Type="VI" URL="/<vilib>/picture/picture.llb/Get Text Rect.vi"/>
<Item Name="GetHelpDir.vi" Type="VI" URL="/<vilib>/Utility/error.llb/GetHelpDir.vi"/>
<Item Name="GetRTHostConnectedProp.vi" Type="VI" URL="/<vilib>/Utility/error.llb/GetRTHostConnectedProp.vi"/>
<Item Name="IP Data Unit.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Transmission Data Unit/IP/IP Data Unit.lvclass"/>
<Item Name="Longest Line Length in Pixels.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Longest Line Length in Pixels.vi"/>
<Item Name="LVBoundsTypeDef.ctl" Type="VI" URL="/<vilib>/Utility/miscctls.llb/LVBoundsTypeDef.ctl"/>
<Item Name="LVRectTypeDef.ctl" Type="VI" URL="/<vilib>/Utility/miscctls.llb/LVRectTypeDef.ctl"/>
<Item Name="LVRowAndColumnTypeDef.ctl" Type="VI" URL="/<vilib>/Utility/miscctls.llb/LVRowAndColumnTypeDef.ctl"/>
<Item Name="LVRowAndColumnUnsignedTypeDef.ctl" Type="VI" URL="/<vilib>/Utility/miscctls.llb/LVRowAndColumnUnsignedTypeDef.ctl"/>
<Item Name="Master Function Definition.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Master Function Definition/Master Function Definition.lvclass"/>
<Item Name="Modbus API.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/API/Modbus API.lvclass"/>
<Item Name="Modbus Data Unit.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Modbus Data Unit/Modbus Data Unit.lvclass"/>
<Item Name="Modbus Master.lvclass" Type="LVClass" URL="/<vilib>/Modbus/master/Modbus Master.lvclass"/>
<Item Name="Modbus Master.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/API/master/Modbus Master.lvclass"/>
<Item Name="Modbus Slave.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/API/Slave/Modbus Slave.lvclass"/>
<Item Name="Network Master.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Network Protocol/Network Master/Network Master.lvclass"/>
<Item Name="Network Protocol.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Network Protocol/Network Protocol.lvclass"/>
<Item Name="Network Slave.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Network Protocol/Network Slave/Network Slave.lvclass"/>
<Item Name="NI_FileType.lvlib" Type="Library" URL="/<vilib>/Utility/lvfile.llb/NI_FileType.lvlib"/>
<Item Name="NI_LVConfig.lvlib" Type="Library" URL="/<vilib>/Utility/config.llb/NI_LVConfig.lvlib"/>
<Item Name="NI_PackedLibraryUtility.lvlib" Type="Library" URL="/<vilib>/Utility/LVLibp/NI_PackedLibraryUtility.lvlib"/>
<Item Name="nisyscfg.lvlib" Type="Library" URL="/<vilib>/nisyscfg/nisyscfg.lvlib"/>
<Item Name="Not Found Dialog.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Not Found Dialog.vi"/>
<Item Name="RTU Data Unit.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Transmission Data Unit/RTU/RTU Data Unit.lvclass"/>
<Item Name="Search and Replace Pattern.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Search and Replace Pattern.vi"/>
<Item Name="Serial Data Unit.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Transmission Data Unit/Serial Interface/Serial Data Unit.lvclass"/>
<Item Name="Serial Master.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Network Protocol/Network Master/Serial/Serial Master.lvclass"/>
<Item Name="Serial Shared Components.lvlib" Type="Library" URL="/<vilib>/NI/Modbus Library/Network Protocol/Serial Shared Components/Serial Shared Components.lvlib"/>
<Item Name="Serial Slave.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Network Protocol/Network Slave/Serial/Serial Slave.lvclass"/>
<Item Name="Set Bold Text.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Set Bold Text.vi"/>
<Item Name="Set String Value.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Set String Value.vi"/>
<Item Name="Simple Error Handler.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Simple Error Handler.vi"/>
<Item Name="Space Constant.vi" Type="VI" URL="/<vilib>/dlg_ctls.llb/Space Constant.vi"/>
<Item Name="Standard Data Model.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Data Model/Standard Data Model/Standard Data Model.lvclass"/>
<Item Name="TagReturnType.ctl" Type="VI" URL="/<vilib>/Utility/error.llb/TagReturnType.ctl"/>
<Item Name="TCP Master.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Network Protocol/network master/TCP/TCP Master.lvclass"/>
<Item Name="TCP Shared Components.lvlib" Type="Library" URL="/<vilib>/NI/Modbus Library/Network Protocol/TCP Shared Components/TCP Shared Components.lvlib"/>
<Item Name="TCP Slave.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Network Protocol/Network Slave/TCP/TCP Slave.lvclass"/>
<Item Name="Three Button Dialog CORE.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Three Button Dialog CORE.vi"/>
<Item Name="Three Button Dialog.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Three Button Dialog.vi"/>
<Item Name="Transmission Data Unit.lvclass" Type="LVClass" URL="/<vilib>/NI/Modbus Library/Transmission Data Unit/Transmission Data Unit.lvclass"/>
<Item Name="Trim Whitespace.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Trim Whitespace.vi"/>
<Item Name="U16s to Bytes.vi" Type="VI" URL="/<vilib>/NI/Modbus Library/Utility/U16s to Bytes.vi"/>
<Item Name="VISA Configure Serial Port" Type="VI" URL="/<vilib>/Instr/_visa.llb/VISA Configure Serial Port"/>
<Item Name="VISA Configure Serial Port (Instr).vi" Type="VI" URL="/<vilib>/Instr/_visa.llb/VISA Configure Serial Port (Instr).vi"/>
<Item Name="VISA Configure Serial Port (Serial Instr).vi" Type="VI" URL="/<vilib>/Instr/_visa.llb/VISA Configure Serial Port (Serial Instr).vi"/>
<Item Name="VISA Flush IO Buffer Mask.ctl" Type="VI" URL="/<vilib>/Instr/_visa.llb/VISA Flush IO Buffer Mask.ctl"/>
<Item Name="whitespace.ctl" Type="VI" URL="/<vilib>/Utility/error.llb/whitespace.ctl"/>
</Item>
<Item Name="ADI.message.check-F-format.vi" Type="VI" URL="../drivers/AFP/Message/ADI.message.check-F-format.vi"/>
<Item Name="ADI.message.dr.split-F-message.vi" Type="VI" URL="../drivers/AFP/Message/ADI.message.dr.split-F-message.vi"/>
<Item Name="ADI.message.extract-coordinates-CVT.vi" Type="VI" URL="../drivers/AFP/Message/ADI.message.extract-coordinates-CVT.vi"/>
<Item Name="ADI.message.format-F-message.vi" Type="VI" URL="../drivers/AFP/Message/ADI.message.format-F-message.vi"/>
<Item Name="ADI.TCP.collect.vi" Type="VI" URL="../drivers/AFP/Communication/ADI.TCP.collect.vi"/>
<Item Name="ADI.TCP.send.vi" Type="VI" URL="../drivers/AFP/Communication/ADI.TCP.send.vi"/>
<Item Name="dcp.checksum.check.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.checksum.check.vi"/>
<Item Name="dcp.checksum.generate.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.checksum.generate.vi"/>
<Item Name="dcp.command.ctl" Type="VI" URL="../drivers/DCP/Controls/dcp.command.ctl"/>
<Item Name="dcp.dcu-status.ctl" Type="VI" URL="../drivers/DCP/Controls/dcp.dcu-status.ctl"/>
<Item Name="dcp.headers.ctl" Type="VI" URL="../drivers/DCP/Controls/dcp.headers.ctl"/>
<Item Name="dcp.message.array2string.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.array2string.vi"/>
<Item Name="dcp.message.check.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.check.vi"/>
<Item Name="dcp.message.datablock.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.datablock.vi"/>
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
<Item Name="dcp.message.dr.split.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.dr.split.vi"/>
<Item Name="dcp.message.echo.dr.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.echo.dr.vi"/>
<Item Name="dcp.message.echo.su.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.echo.su.vi"/>
<Item Name="dcp.message.extract-cmd-data.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.extract-cmd-data.vi"/>
<Item Name="dcp.message.format.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.format.vi"/>
<Item Name="dcp.message.ms-error.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.ms-error.vi"/>
<Item Name="dcp.TCP.collect.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.TCP.collect.vi"/>
<Item Name="exe Calibration.vi" Type="VI" URL="../modules/exe Calibration.vi"/>
<Item Name="exe Save config.vi" Type="VI" URL="../modules/exe Save config.vi"/>
<Item Name="exe Save main.vi" Type="VI" URL="../modules/exe Save main.vi"/>
<Item Name="exe Set Time.vi" Type="VI" URL="../modules/exe Set Time.vi"/>
<Item Name="exe Step.vi" Type="VI" URL="../modules/exe Step.vi"/>
<Item Name="FGV init WS.vi" Type="VI" URL="../modules/FGV init WS.vi"/>
<Item Name="FGV system time.vi" Type="VI" URL="../modules/FGV system time.vi"/>
<Item Name="FP.fpio.build.vi" Type="VI" URL="../drivers/Fieldpoint/FP.fpio.build.vi"/>
<Item Name="FP.fpremoteini.delete.vi" Type="VI" URL="../drivers/Fieldpoint/FP.fpremoteini.delete.vi"/>
<Item Name="init webservices.ctl" Type="VI" URL="../controls/init webservices.ctl"/>
<Item Name="N2O.HW.IO.data changed.vi" Type="VI" URL="../drivers/N2Obox 2/N2O.HW.IO.data changed.vi"/>
<Item Name="N2O.HW.IO.timeout error.vi" Type="VI" URL="../drivers/N2Obox 2/N2O.HW.IO.timeout error.vi"/>
<Item Name="N2O.HW.IO.vi" Type="VI" URL="../drivers/N2Obox 2/N2O.HW.IO.vi"/>
<Item Name="N2O.strip null 2 string.vi" Type="VI" URL="../drivers/N2Obox 2/N2O.strip null 2 string.vi"/>
<Item Name="NGA.measurements.extract.vi" Type="VI" URL="../drivers/NGA2000/NGA.measurements.extract.vi"/>
<Item Name="NGA.measurements.get.vi" Type="VI" URL="../drivers/NGA2000/NGA.measurements.get.vi"/>
<Item Name="NiFpgaLv.dll" Type="Document" URL="NiFpgaLv.dll">
<Property Name="NI.PreserveRelativePath" Type="Bool">true</Property>
</Item>
<Item Name="nisyscfg.dll" Type="Document" URL="nisyscfg.dll">
<Property Name="NI.PreserveRelativePath" Type="Bool">true</Property>
</Item>
<Item Name="OGTK-edit.Trim Whitespace (String).vi" Type="VI" URL="../drivers/Servomex/OGTK-edit.Trim Whitespace (String).vi"/>
6511
6512
6513
6514
6515
6516
6517
6518
6519
6520
6521
6522
6523
6524
6525
6526
6527
6528
6529
6530
6531
6532
6533
6534
6535
6536
6537
6538
6539
6540
<Item Name="SRV.4000.modbus.get.measurements.vi" Type="VI" URL="../drivers/Servomex/SRV.4000.modbus.get.measurements.vi"/>
<Item Name="SRV.ME4100.modbus.get.measurements.vi" Type="VI" URL="../drivers/Servomex/SRV.ME4100.modbus.get.measurements.vi"/>
<Item Name="SRV.modbus.open.vi" Type="VI" URL="../drivers/Servomex/SRV.modbus.open.vi"/>
<Item Name="SRV.print.string2data.vi" Type="VI" URL="../drivers/Servomex/SRV.print.string2data.vi"/>
<Item Name="timer.multiple.vi" Type="VI" URL="../subVIs/Timer/timer.multiple.vi"/>
<Item Name="Timing_Command Control.ctl" Type="VI" URL="../subVIs/Timer/Timing_Command Control.ctl"/>
<Item Name="tmx.afp.states.ctl" Type="VI" URL="../controls/tmx.afp.states.ctl"/>
<Item Name="tmx.array.add and grow.vi" Type="VI" URL="../modules/tmx.array.add and grow.vi"/>
<Item Name="tmx.array.add.vi" Type="VI" URL="../modules/tmx.array.add.vi"/>
<Item Name="tmx.array.reshape.vi" Type="VI" URL="../modules/tmx.array.reshape.vi"/>
<Item Name="tmx.build boolean array from cfg.vi" Type="VI" URL="../modules/tmx.build boolean array from cfg.vi"/>
<Item Name="tmx.counter.command.ctl" Type="VI" URL="../controls/tmx.counter.command.ctl"/>
<Item Name="tmx.counter.vi" Type="VI" URL="../modules/tmx.counter.vi"/>
<Item Name="tmx.cvt.cfg.config.ctl" Type="VI" URL="../controls/tmx.cvt.cfg.config.ctl"/>
<Item Name="tmx.cvt.cfg.recipe.ctl" Type="VI" URL="../controls/tmx.cvt.cfg.recipe.ctl"/>
<Item Name="tmx.cvt.command.ctl" Type="VI" URL="../controls/tmx.cvt.command.ctl"/>
<Item Name="tmx.CVT.vi" Type="VI" URL="../modules/tmx.CVT.vi"/>
<Item Name="tmx.dcp.states.ctl" Type="VI" URL="../controls/tmx.dcp.states.ctl"/>
<Item Name="tmx.et.command.ctl" Type="VI" URL="../controls/tmx.et.command.ctl"/>
<Item Name="tmx.ET.vi" Type="VI" URL="../modules/tmx.ET.vi"/>
<Item Name="tmx.hardware-config-constant.vi" Type="VI" URL="../modules/tmx.hardware-config-constant.vi"/>
<Item Name="tmx.hw.cRIO.vi" Type="VI" URL="../modules/tmx.hw.cRIO.vi"/>
<Item Name="tmx.hw.fieldpoint.error-selector.vi" Type="VI" URL="../modules/tmx.hw.fieldpoint.error-selector.vi"/>
<Item Name="tmx.hw.fieldpoint.vi" Type="VI" URL="../modules/tmx.hw.fieldpoint.vi"/>
<Item Name="tmx.hw.N2O-2.vi" Type="VI" URL="../modules/tmx.hw.N2O-2.vi"/>
<Item Name="tmx.hw.nga.error-selector.vi" Type="VI" URL="../modules/tmx.hw.nga.error-selector.vi"/>
<Item Name="tmx.hw.nga.vi" Type="VI" URL="../modules/tmx.hw.nga.vi"/>
<Item Name="tmx.hw.simulation.vi" Type="VI" URL="../modules/tmx.hw.simulation.vi"/>
<Item Name="tmx.hw.srvmx-4000.vi" Type="VI" URL="../modules/tmx.hw.srvmx-4000.vi"/>
<Item Name="tmx.hw.srvmx-me4100.vi" Type="VI" URL="../modules/tmx.hw.srvmx-me4100.vi"/>
<Item Name="tmx.hw.xstream.vi" Type="VI" URL="../modules/tmx.hw.xstream.vi"/>
6542
6543
6544
6545
6546
6547
6548
6549
6550
6551
6552
6553
6554
6555
6556
6557
6558
6559
6560
6561
6562
6563
6564
6565
6566
6567
6568
6569
6570
6571
6572
6573
6574
<Item Name="tmx.hwcfg.command.ctl" Type="VI" URL="../controls/tmx.hwcfg.command.ctl"/>
<Item Name="tmx.hwcfg.commprotocollist.ctl" Type="VI" URL="../controls/tmx.hwcfg.commprotocollist.ctl"/>
<Item Name="tmx.hwcfg.rw.vi" Type="VI" URL="../modules/tmx.hwcfg.rw.vi"/>
<Item Name="tmx.ini.command.ctl" Type="VI" URL="../controls/tmx.ini.command.ctl"/>
<Item Name="tmx.ini.config" Type="VI" URL="../controls/tmx.ini.config"/>
<Item Name="tmx.ini.configfile.vi" Type="VI" URL="../modules/tmx.ini.configfile.vi"/>
<Item Name="tmx.init.build-channel-list.vi" Type="VI" URL="../modules/tmx.init.build-channel-list.vi"/>
<Item Name="tmx.init.get-hostname.vi" Type="VI" URL="../modules/tmx.init.get-hostname.vi"/>
<Item Name="tmx.init.recipe-control.vi" Type="VI" URL="../modules/tmx.init.recipe-control.vi"/>
<Item Name="tmx.main.states.hardware.ctl" Type="VI" URL="../controls/tmx.main.states.hardware.ctl"/>
<Item Name="tmx.main.states.hw-valves.ctl" Type="VI" URL="../controls/tmx.main.states.hw-valves.ctl"/>
<Item Name="tmx.main.states.ui.ctl" Type="VI" URL="../controls/tmx.main.states.ui.ctl"/>
<Item Name="tmx.mfcs.buildconfig.vi" Type="VI" URL="../modules/tmx.mfcs.buildconfig.vi"/>
<Item Name="tmx.network.afp.vi" Type="VI" URL="../modules/tmx.network.afp.vi"/>
<Item Name="tmx.network.dcp.vi" Type="VI" URL="../modules/tmx.network.dcp.vi"/>
<Item Name="tmx.recipe.vi" Type="VI" URL="../modules/tmx.recipe.vi"/>
<Item Name="tmx.server.afp.vi" Type="VI" URL="../modules/tmx.server.afp.vi"/>
<Item Name="tmx.server.dcp.vi" Type="VI" URL="../modules/tmx.server.dcp.vi"/>
<Item Name="tmx.stor.diskspace.check.vi" Type="VI" URL="../modules/tmx.stor.diskspace.check.vi"/>
<Item Name="tmx.stor.diskspace.delete.vi" Type="VI" URL="../modules/tmx.stor.diskspace.delete.vi"/>
<Item Name="tmx.stor.diskspace.vi" Type="VI" URL="../modules/tmx.stor.diskspace.vi"/>
<Item Name="tmx.stor.filepath.vi" Type="VI" URL="../modules/tmx.stor.filepath.vi"/>
<Item Name="tmx.stor.string.1d-data.vi" Type="VI" URL="../modules/tmx.stor.string.1d-data.vi"/>
<Item Name="tmx.stor.string.2d-data.vi" Type="VI" URL="../modules/tmx.stor.string.2d-data.vi"/>
<Item Name="tmx.stor.string.strip-EOL.vi" Type="VI" URL="../modules/tmx.stor.string.strip-EOL.vi"/>
<Item Name="tmx.stor.string.time.vi" Type="VI" URL="../modules/tmx.stor.string.time.vi"/>
<Item Name="tmx.stor.write to file.vi" Type="VI" URL="../modules/tmx.stor.write to file.vi"/>
<Item Name="tmx.storage.timed.vi" Type="VI" URL="../modules/tmx.storage.timed.vi"/>
<Item Name="tmx.timer.names.ctl" Type="VI" URL="../controls/tmx.timer.names.ctl"/>
<Item Name="tmx.timestring.check-correct.vi" Type="VI" URL="../modules/tmx.timestring.check-correct.vi"/>
<Item Name="tmx.timestring.convert.vi" Type="VI" URL="../modules/tmx.timestring.convert.vi"/>
<Item Name="tumux_TUmux-N2O-1-FPGA_cRIO.FPGA.9472_s3wLcXNTMzk.lvbitx" Type="Document" URL="../FPGA Bitfiles/tumux_TUmux-N2O-1-FPGA_cRIO.FPGA.9472_s3wLcXNTMzk.lvbitx"/>
<Item Name="tumux_TUmux-temp-FPGA_FPGA9472Interfac_tKi5ApVZ4Ds.lvbitx" Type="Document" URL="../FPGA Bitfiles/tumux_TUmux-temp-FPGA_FPGA9472Interfac_tKi5ApVZ4Ds.lvbitx"/>
<Item Name="xst.command.ctl" Type="VI" URL="../drivers/Xstream/xst.command.ctl"/>
<Item Name="xst.modbus.open.vi" Type="VI" URL="../drivers/Xstream/xst.modbus.open.vi"/>
<Item Name="xst.modbus.read.vi" Type="VI" URL="../drivers/Xstream/xst.modbus.read.vi"/>
6578
6579
6580
6581
6582
6583
6584
6585
6586
6587
6588
6589
6590
6591
6592
6593
6594
6595
6596
6597
6598
6599
6600
6601
6602
6603
6604
6605
6606
6607
6608
6609
6610
6611
6612
6613
6614
6615
6616
6617
6618
6619
6620
6621
6622
6623
6624
6625
6626
6627
6628
6629
6630
6631
6632
6633
6634
6635
6636
6637
6638
6639
6640
6641
6642
6643
6644
6645
6646
6647
6648
6649
6650
6651
6652
6653
6654
6655
6656
6657
6658
6659
6660
6661
6662
6663
6664
6665
6666
6667
6668
6669
6670
6671
6672
6673
6674
6675
6676
6677
6678
6679
6680
6681
6682
6683
6684
6685
6686
6687
6688
6689
6690
6691
6692
6693
6694
6695
6696
6697
6698
6699
6700
6701
6702
6703
6704
6705
6706
6707
6708
6709
6710
6711
6712
6713
6714
6715
6716
6717
6718
6719
6720
6721
6722
6723
6724
6725
6726
6727
6728
6729
6730
6731
6732
6733
6734
6735
6736
6737
6738
6739
6740
6741
6742
6743
6744
6745
6746
6747
6748
6749
6750
6751
6752
6753
6754
6755
6756
6757
6758
6759
6760
6761
6762
6763
6764
6765
6766
6767
6768
6769
6770
6771
6772
6773
6774
6775
6776
6777
6778
6779
6780
6781
6782
6783
6784
6785
6786
6787
6788
6789
6790
6791
6792
6793
6794
6795
6796
6797
6798
6799
6800
6801
6802
6803
6804
6805
6806
6807
6808
6809
6810
6811
6812
6813
6814
6815
6816
6817
6818
6819
6820
6821
6822
6823
6824
6825
6826
6827
6828
6829
6830
6831
6832
6833
6834
6835
6836
6837
6838
6839
6840
6841
6842
6843
6844
6845
6846
6847
6848
6849
6850
6851
6852
6853
6854
6855
6856
6857
6858
6859
6860
6861
6862
6863
6864
6865
6866
6867
6868
6869
6870
6871
6872
6873
6874
6875
6876
6877
6878
6879
6880
6881
6882
6883
6884
6885
6886
6887
6888
6889
6890
6891
6892
6893
6894
6895
6896
6897
6898
6899
6900
6901
6902
6903
6904
6905
6906
6907
6908
6909
6910
6911
6912
6913
6914
6915
6916
6917
6918
6919
6920
6921
6922
6923
6924
6925
6926
6927
6928
6929
6930
6931
6932
6933
6934
6935
6936
6937
6938
6939
6940
6941
6942
6943
6944
6945
6946
6947
6948
6949
6950
6951
6952
6953
6954
6955
6956
6957
6958
6959
6960
6961
6962
6963
6964
6965
6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984
6985
6986
6987
6988
6989
6990
6991
6992
6993
6994
6995
6996
6997
6998
6999
7000
</Item>
<Item Name="Build Specifications" Type="Build">
<Item Name="TUmux v.1.7" Type="{69A947D5-514E-4E75-818E-69657C0547D8}">
<Property Name="App_copyErrors" Type="Bool">true</Property>
<Property Name="App_INI_aliasGUID" Type="Str">{05C7FFFD-B6BA-463A-A966-E0A545A05ED6}</Property>
<Property Name="App_INI_GUID" Type="Str">{21F1F373-C16A-408D-A145-63D6369CA0EA}</Property>
<Property Name="App_serverConfig.httpPort" Type="Int">8002</Property>
<Property Name="Bld_autoIncrement" Type="Bool">true</Property>
<Property Name="Bld_buildCacheID" Type="Str">{2940E3C4-EBC7-4C6E-B53F-30404D5DA086}</Property>
<Property Name="Bld_buildSpecName" Type="Str">TUmux v.1.7</Property>
<Property Name="Bld_excludeInlineSubVIs" Type="Bool">true</Property>
<Property Name="Bld_excludeLibraryItems" Type="Bool">true</Property>
<Property Name="Bld_excludePolymorphicVIs" Type="Bool">true</Property>
<Property Name="Bld_localDestDir" Type="Path">../builds/NI_AB_PROJECTNAME/NI_AB_TARGETNAME/TUmux v.1.7</Property>
<Property Name="Bld_localDestDirType" Type="Str">relativeToCommon</Property>
<Property Name="Bld_modifyLibraryFile" Type="Bool">true</Property>
<Property Name="Bld_previewCacheID" Type="Str">{6F9E1FA0-EC53-490F-A933-885FAF8992C7}</Property>
<Property Name="Bld_targetDestDir" Type="Path">/c/ni-rt/startup</Property>
<Property Name="Bld_version.build" Type="Int">1</Property>
<Property Name="Bld_version.major" Type="Int">1</Property>
<Property Name="Bld_version.minor" Type="Int">7</Property>
<Property Name="Destination[0].destName" Type="Str">startup.rtexe</Property>
<Property Name="Destination[0].path" Type="Path">/c/ni-rt/startup/startup.rtexe</Property>
<Property Name="Destination[0].path.type" Type="Str"><none></Property>
<Property Name="Destination[0].preserveHierarchy" Type="Bool">true</Property>
<Property Name="Destination[0].type" Type="Str">App</Property>
<Property Name="Destination[1].destName" Type="Str">Support Directory</Property>
<Property Name="Destination[1].path" Type="Path">/c/ni-rt/startup/data</Property>
<Property Name="Destination[1].path.type" Type="Str"><none></Property>
<Property Name="Destination[2].destName" Type="Str">www</Property>
<Property Name="Destination[2].path" Type="Path">/c/ni-rt/system/www</Property>
<Property Name="Destination[2].path.type" Type="Str"><none></Property>
<Property Name="DestinationCount" Type="Int">3</Property>
<Property Name="Source[0].itemID" Type="Str">{0672A0A2-5106-4791-A4AB-5B4FA98F837B}</Property>
<Property Name="Source[0].type" Type="Str">Container</Property>
<Property Name="Source[1].destinationIndex" Type="Int">0</Property>
<Property Name="Source[1].itemID" Type="Ref"></Property>
<Property Name="Source[1].sourceInclusion" Type="Str">TopLevel</Property>
<Property Name="Source[1].type" Type="Str">VI</Property>
<Property Name="Source[2].destinationIndex" Type="Int">0</Property>
<Property Name="Source[2].itemID" Type="Ref">/TUmux-10/www/LVRTE2015_f1Patchmin.exe</Property>
<Property Name="Source[3].Container.applyDestination" Type="Bool">true</Property>
<Property Name="Source[3].Container.applyInclusion" Type="Bool">true</Property>
<Property Name="Source[3].Container.depDestIndex" Type="Int">0</Property>
<Property Name="Source[3].destinationIndex" Type="Int">2</Property>
<Property Name="Source[3].itemID" Type="Ref">/TUmux-10/www</Property>
<Property Name="Source[3].sourceInclusion" Type="Str">Include</Property>
<Property Name="Source[3].type" Type="Str">Container</Property>
<Property Name="Source[4].destinationIndex" Type="Int">2</Property>
<Property Name="Source[4].itemID" Type="Ref">/TUmux-10/www/logo_tumux.png</Property>
<Property Name="Source[5].destinationIndex" Type="Int">2</Property>
<Property Name="Source[5].itemID" Type="Ref">/TUmux-10/www/tumux-10.html</Property>
<Property Name="Source[5].newName" Type="Str">tumux.html</Property>
<Property Name="Source[5].sourceInclusion" Type="Str">Include</Property>
<Property Name="SourceCount" Type="Int">6</Property>
<Property Name="TgtF_companyName" Type="Str">TU Delft</Property>
<Property Name="TgtF_fileDescription" Type="Str">TUmux v.1.7</Property>
<Property Name="TgtF_internalName" Type="Str">TUmux v.1.7</Property>
<Property Name="TgtF_legalCopyright" Type="Str">Copyright © 2019 TU Delft</Property>
<Property Name="TgtF_productName" Type="Str">TUmux v.1.7</Property>
<Property Name="TgtF_targetfileGUID" Type="Str">{15BFD531-64D6-4898-960B-5E5593ACCD63}</Property>
<Property Name="TgtF_targetfileName" Type="Str">startup.rtexe</Property>
</Item>
</Item>
</Item>
<Item Name="TUmux-11" Type="RT CompactRIO">
<Property Name="alias.name" Type="Str">TUmux-11</Property>
<Property Name="alias.value" Type="Str">10.50.44.216</Property>
<Property Name="CCSymbols" Type="Str">TARGET_TYPE,RT;OS,Linux;CPU,ARM;DeviceCode,7740;</Property>
<Property Name="crio.ControllerPID" Type="Str">7740</Property>
<Property Name="host.ResponsivenessCheckEnabled" Type="Bool">true</Property>
<Property Name="host.ResponsivenessCheckPingDelay" Type="UInt">5000</Property>
<Property Name="host.ResponsivenessCheckPingTimeout" Type="UInt">1000</Property>
<Property Name="host.TargetCPUID" Type="UInt">8</Property>
<Property Name="host.TargetOSID" Type="UInt">8</Property>
<Property Name="target.cleanupVisa" Type="Bool">false</Property>
<Property Name="target.FPProtocolGlobals_ControlTimeLimit" Type="Int">300</Property>
<Property Name="target.getDefault->WebServer.Port" Type="Int">80</Property>
<Property Name="target.getDefault->WebServer.Timeout" Type="Int">60</Property>
<Property Name="target.IOScan.Faults" Type="Str"></Property>
<Property Name="target.IOScan.NetVarPeriod" Type="UInt">100</Property>
<Property Name="target.IOScan.NetWatchdogEnabled" Type="Bool">false</Property>
<Property Name="target.IOScan.Period" Type="UInt">10000</Property>
<Property Name="target.IOScan.PowerupMode" Type="UInt">0</Property>
<Property Name="target.IOScan.Priority" Type="UInt">0</Property>
<Property Name="target.IOScan.ReportModeConflict" Type="Bool">true</Property>
<Property Name="target.IsRemotePanelSupported" Type="Bool">true</Property>
<Property Name="target.RTCPULoadMonitoringEnabled" Type="Bool">true</Property>
<Property Name="target.RTDebugWebServerHTTPPort" Type="Int">8001</Property>
<Property Name="target.RTTarget.ApplicationPath" Type="Path">/home/lvuser/natinst/bin/startup.rtexe</Property>
<Property Name="target.RTTarget.EnableFileSharing" Type="Bool">true</Property>
<Property Name="target.RTTarget.IPAccess" Type="Str">+*</Property>
<Property Name="target.RTTarget.LaunchAppAtBoot" Type="Bool">true</Property>
<Property Name="target.RTTarget.VIPath" Type="Path">/home/lvuser/natinst/bin</Property>
<Property Name="target.server.app.propertiesEnabled" Type="Bool">true</Property>
<Property Name="target.server.control.propertiesEnabled" Type="Bool">true</Property>
<Property Name="target.server.tcp.access" Type="Str">+*</Property>
<Property Name="target.server.tcp.enabled" Type="Bool">false</Property>
<Property Name="target.server.tcp.paranoid" Type="Bool">true</Property>
<Property Name="target.server.tcp.port" Type="Int">3363</Property>
<Property Name="target.server.tcp.serviceName" Type="Str">Main Application Instance/VI Server</Property>
<Property Name="target.server.tcp.serviceName.default" Type="Str">Main Application Instance/VI Server</Property>
<Property Name="target.server.vi.access" Type="Str">+*</Property>
<Property Name="target.server.vi.callsEnabled" Type="Bool">true</Property>
<Property Name="target.server.vi.propertiesEnabled" Type="Bool">true</Property>
<Property Name="target.WebServer.Config" Type="Str">Listen 8000
NI.ServerName default
DocumentRoot "$LVSERVER_DOCROOT"
TypesConfig "$LVSERVER_CONFIGROOT/mime.types"
DirectoryIndex index.htm
WorkerLimit 10
InactivityTimeout 60
LoadModulePath "$LVSERVER_MODULEPATHS"
LoadModule LVAuth lvauthmodule
LoadModule LVRFP lvrfpmodule
#
# Pipeline Definition
#
SetConnector netConnector
AddHandler LVAuth
AddHandler LVRFP
AddHandler fileHandler ""
AddOutputFilter chunkFilter
</Property>
<Property Name="target.WebServer.Enabled" Type="Bool">false</Property>
<Property Name="target.WebServer.LogEnabled" Type="Bool">false</Property>
<Property Name="target.WebServer.LogPath" Type="Path">/c/ni-rt/system/www/www.log</Property>
<Property Name="target.WebServer.Port" Type="Int">80</Property>
<Property Name="target.WebServer.RootPath" Type="Path">/c/ni-rt/system/www</Property>
<Property Name="target.WebServer.TcpAccess" Type="Str">c+*</Property>
<Property Name="target.WebServer.Timeout" Type="Int">60</Property>
<Property Name="target.WebServer.ViAccess" Type="Str">+*</Property>
<Property Name="target.webservices.SecurityAPIKey" Type="Str">PqVr/ifkAQh+lVrdPIykXlFvg12GhhQFR8H9cUhphgg=:pTe9HRlQuMfJxAG6QCGq7UvoUpJzAzWGKy5SbZ+roSU=</Property>
<Property Name="target.webservices.ValidTimestampWindow" Type="Int">15</Property>
<Item Name="Chassis" Type="cRIO Chassis">
<Property Name="crio.ProgrammingMode" Type="Str">fpga</Property>
<Property Name="crio.ResourceID" Type="Str">RIO0</Property>
<Property Name="crio.Type" Type="Str">cRIO-9063</Property>
<Item Name="TUmux-11-FPGA" Type="FPGA Target">
<Property Name="AutoRun" Type="Bool">false</Property>
<Property Name="configString.guid" Type="Str">{0A6D84C9-C0BA-4249-8BF7-F0C98E8E1CC2}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO6;0;ReadMethodType=bool;WriteMethodType=bool{1BEF1EFF-0F79-4168-871A-99D743D06287}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO5;0;ReadMethodType=bool;WriteMethodType=bool{36C8046E-0EE5-4313-A5E7-CF0F04BD2A3F}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO1;0;ReadMethodType=bool;WriteMethodType=bool{5ACD0BAE-2D3A-45C9-B712-E8339AB86EB4}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{6918A12E-17BE-4CE8-9923-4BAB25DA3931}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO3;0;ReadMethodType=bool;WriteMethodType=bool{6B8DAA73-045C-4FA3-924B-88B0CEDE61D5}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{7897D08A-55A5-4424-893E-23C6FD797E86}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForOutputData=1;NumberOfSyncRegistersForReadInProject=Auto;resource=/USER FPGA LED;0;ReadMethodType=bool;WriteMethodType=bool{9C3B6B64-1611-42EE-A7F4-CC1B989282E9}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{B88EAEDA-6BA9-487D-B325-C56A0515DA25}resource=/Scan Clock;0;ReadMethodType=bool{C0D83C67-EE1E-4603-98AD-BD9FC6785D19}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO4;0;ReadMethodType=bool;WriteMethodType=bool{C21E71FE-7426-462C-A8EB-68E668170002}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO2;0;ReadMethodType=bool;WriteMethodType=bool{D0D19425-2AC9-4963-990E-EB4224854749}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO0;0;ReadMethodType=bool;WriteMethodType=bool{DC5346DF-F6C5-4227-AC74-CF08D193EA53}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7:0;0;ReadMethodType=u8;WriteMethodType=u8{E0A7723C-F0A1-4F9C-AF3D-3C6435CF5438}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9472,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{ECB052CB-A3E0-495A-A795-B452AB3F2538}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7;0;ReadMethodType=bool;WriteMethodType=bool{EE34262C-D405-40D9-8115-97D53A8D21B6}resource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9063/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9063FPGA_TARGET_FAMILYZYNQTARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9063/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9063FPGA_TARGET_FAMILYZYNQTARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]Mod1/DO0ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO0;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO1ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO1;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO2ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO2;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO3ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO3;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO4ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO4;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO5ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO5;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO6ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO6;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO7:0ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod1/DO7ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7;0;ReadMethodType=bool;WriteMethodType=boolMod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9472,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForOutputData=1;NumberOfSyncRegistersForReadInProject=Auto;resource=/USER FPGA LED;0;ReadMethodType=bool;WriteMethodType=bool</Property>
<Property Name="NI.LV.FPGA.CompileConfigString" Type="Str">cRIO-9063/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9063FPGA_TARGET_FAMILYZYNQTARGET_TYPEFPGA</Property>
<Property Name="NI.LV.FPGA.Version" Type="Int">6</Property>
<Property Name="Resource Name" Type="Str">RIO0</Property>
<Property Name="Target Class" Type="Str">cRIO-9063</Property>
<Property Name="Top-Level Timing Source" Type="Str">40 MHz Onboard Clock</Property>
<Property Name="Top-Level Timing Source Is Default" Type="Bool">true</Property>
<Item Name="Chassis I/O" Type="Folder">
<Item Name="Chassis Temperature" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="resource">
<Value>/Chassis Temperature</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{EE34262C-D405-40D9-8115-97D53A8D21B6}</Property>
</Item>
<Item Name="Scan Clock" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="resource">
<Value>/Scan Clock</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{B88EAEDA-6BA9-487D-B325-C56A0515DA25}</Property>
</Item>
<Item Name="Sleep" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="resource">
<Value>/Sleep</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{5ACD0BAE-2D3A-45C9-B712-E8339AB86EB4}</Property>
</Item>
<Item Name="System Reset" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="resource">
<Value>/System Reset</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{6B8DAA73-045C-4FA3-924B-88B0CEDE61D5}</Property>
</Item>
<Item Name="USER FPGA LED" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="NumberOfSyncRegistersForOutputData">
<Value>1</Value>
</Attribute>
<Attribute name="NumberOfSyncRegistersForReadInProject">
<Value>Auto</Value>
</Attribute>
<Attribute name="resource">
<Value>/USER FPGA LED</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{7897D08A-55A5-4424-893E-23C6FD797E86}</Property>
</Item>
</Item>
<Item Name="Mod1" Type="Folder">
<Item Name="Mod1/DO0" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO0</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{D0D19425-2AC9-4963-990E-EB4224854749}</Property>
</Item>
<Item Name="Mod1/DO1" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO1</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{36C8046E-0EE5-4313-A5E7-CF0F04BD2A3F}</Property>
</Item>
<Item Name="Mod1/DO2" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO2</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{C21E71FE-7426-462C-A8EB-68E668170002}</Property>
</Item>
<Item Name="Mod1/DO3" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO3</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{6918A12E-17BE-4CE8-9923-4BAB25DA3931}</Property>
</Item>
<Item Name="Mod1/DO4" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO4</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{C0D83C67-EE1E-4603-98AD-BD9FC6785D19}</Property>
</Item>
<Item Name="Mod1/DO5" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO5</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{1BEF1EFF-0F79-4168-871A-99D743D06287}</Property>
</Item>
<Item Name="Mod1/DO6" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO6</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{0A6D84C9-C0BA-4249-8BF7-F0C98E8E1CC2}</Property>
</Item>
<Item Name="Mod1/DO7" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO7</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{ECB052CB-A3E0-495A-A795-B452AB3F2538}</Property>
</Item>
<Item Name="Mod1/DO7:0" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO7:0</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{DC5346DF-F6C5-4227-AC74-CF08D193EA53}</Property>
</Item>
</Item>
<Item Name="40 MHz Onboard Clock" Type="FPGA Base Clock">
<Property Name="FPGA.PersistentID" Type="Str">{9C3B6B64-1611-42EE-A7F4-CC1B989282E9}</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig" Type="Str">ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.Accuracy" Type="Dbl">100</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.ClockSignalName" Type="Str">Clk40</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MaxDutyCycle" Type="Dbl">50</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MaxFrequency" Type="Dbl">40000000</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MinDutyCycle" Type="Dbl">50</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MinFrequency" Type="Dbl">40000000</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.NominalFrequency" Type="Dbl">40000000</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.PeakPeriodJitter" Type="Dbl">250</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.ResourceName" Type="Str">40 MHz Onboard Clock</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.SupportAndRequireRuntimeEnableDisable" Type="Bool">false</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.TopSignalConnect" Type="Str">Clk40</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.VariableFrequency" Type="Bool">false</Property>
<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
<Property Name="NI.LV.FPGA.Version" Type="Int">5</Property>
</Item>
<Item Name="cRIO.FPGA.9472.vi" Type="VI" URL="../drivers/cRIO/cRIO.FPGA.9472.vi">
<Property Name="BuildSpec" Type="Str">{21568C61-7E9F-4A76-8B37-A051FE5B6D5B}</Property>
<Property Name="configString.guid" Type="Str">{08CA73D5-EC0D-439E-812B-31CFC1BA4C8B}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO0;0;ReadMethodType=bool;WriteMethodType=bool{11E46FD4-A286-4F46-AE97-025F663D9C68}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO2;0;ReadMethodType=bool;WriteMethodType=bool{143D5197-0B1A-49DF-8D8F-FDC2A70552CA}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO3;0;ReadMethodType=bool;WriteMethodType=bool{1867DDCD-1C58-4DC4-B3A5-41DFF040C3FC}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7:0;0;ReadMethodType=u8;WriteMethodType=u8{2D276727-74F9-483D-A829-509043420EBD}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7;0;ReadMethodType=bool;WriteMethodType=bool{403A4241-B5EC-4DDA-8FF9-351B63D0C117}resource=/Chassis Temperature;0;ReadMethodType=i16{50FC73EA-2074-4446-91CB-49881B143122}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO6;0;ReadMethodType=bool;WriteMethodType=bool{5BA4FC49-6A97-4015-96DB-7EB0C43774A8}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO4;0;ReadMethodType=bool;WriteMethodType=bool{78EDB831-7D9D-4AFC-A727-9D97FE22AF2F}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO1;0;ReadMethodType=bool;WriteMethodType=bool{7D9CE807-7BAC-4B47-92F3-B57A2E0124F7}resource=/FPGA LED;0;ReadMethodType=bool;WriteMethodType=bool{924FD7E3-68B5-469D-9E84-FC2F5331D558}resource=/Scan Clock;0;ReadMethodType=bool{969024BE-B319-4F0C-B7A9-D636A97DA8F9}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO5;0;ReadMethodType=bool;WriteMethodType=bool{B29BD20C-8074-4E44-B781-DC39A3B39C3F}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{BF834285-E135-4280-B37A-A0722769C564}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9472,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{D0660221-CFC2-4B60-82A3-0862F6D362F6}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{F0B886FE-3997-4DD2-9C48-9E8DCDBAE8BD}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;cRIO-9076/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9076FPGA_TARGET_FAMILYSPARTAN6TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9076/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9076FPGA_TARGET_FAMILYSPARTAN6TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]FPGA LEDresource=/FPGA LED;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO0ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO0;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO1ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO1;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO2ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO2;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO3ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO3;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO4ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO4;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO5ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO5;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO6ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO6;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO7:0ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod1/DO7ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7;0;ReadMethodType=bool;WriteMethodType=boolMod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9472,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool</Property>
<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\dgeerts\LabVIEW-Git\TUmux\FPGA Bitfiles\tumux_TUmux-11-FPGA_cRIO.FPGA.9063_RUNFh63Hf3s.lvbitx</Property>
</Item>
<Item Name="IP Builder" Type="IP Builder Target">
<Item Name="Dependencies" Type="Dependencies"/>
<Item Name="Build Specifications" Type="Build"/>
</Item>
<Item Name="Mod1" Type="RIO C Series Module">
<Property Name="crio.Calibration" Type="Str">1</Property>
<Property Name="crio.Location" Type="Str">Slot 1</Property>
<Property Name="crio.RequiresValidation" Type="Bool">false</Property>
<Property Name="crio.SDcounterSlaveChannelMask" Type="Str">0</Property>
<Property Name="crio.SDCounterSlaveMasterSlot" Type="Str">0</Property>
<Property Name="crio.SDInputFilter" Type="Str">128</Property>
<Property Name="crio.SDPWMPeriod0" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod1" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod2" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod3" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod4" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod5" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod6" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod7" Type="Str">0</Property>
<Property Name="crio.SupportsDynamicRes" Type="Bool">false</Property>
<Property Name="crio.Type" Type="Str">NI 9472</Property>
<Property Name="cRIOModule.DigitalIOMode" Type="Str">0</Property>
<Property Name="cRIOModule.DIO3_0InitialDir" Type="Str">0</Property>
<Property Name="cRIOModule.DIO7_4InitialDir" Type="Str">0</Property>
<Property Name="cRIOModule.EnableSpecialtyDigital" Type="Str">false</Property>
<Property Name="cRIOModule.NumSyncRegs" Type="Str">11111111</Property>
<Property Name="FPGA.PersistentID" Type="Str">{E0A7723C-F0A1-4F9C-AF3D-3C6435CF5438}</Property>
</Item>
<Item Name="Dependencies" Type="Dependencies"/>
<Item Name="Build Specifications" Type="Build">
<Item Name="cRIO.FPGA.9063" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
<Property Name="BuildSpecDecription" Type="Str"></Property>
<Property Name="BuildSpecName" Type="Str">cRIO.FPGA.9063</Property>
<Property Name="Comp.BitfileName" Type="Str">tumux_TUmux-11-FPGA_cRIO.FPGA.9063_RUNFh63Hf3s.lvbitx</Property>
<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
<Property Name="Comp.Version.Build" Type="Int">1</Property>
<Property Name="Comp.Version.Fix" Type="Int">0</Property>
<Property Name="Comp.Version.Major" Type="Int">1</Property>
<Property Name="Comp.Version.Minor" Type="Int">0</Property>
<Property Name="Comp.VersionAutoIncrement" Type="Bool">true</Property>
<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/dgeerts/LabVIEW-Git/TUmux/FPGA Bitfiles/tumux_TUmux-11-FPGA_cRIO.FPGA.9063_RUNFh63Hf3s.lvbitx</Property>
<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/tumux_TUmux-11-FPGA_cRIO.FPGA.9063_RUNFh63Hf3s.lvbitx</Property>
<Property Name="ProjectPath" Type="Path">/D/dgeerts/LabVIEW-Git/TUmux/tumux.lvproj</Property>
<Property Name="RelativePath" Type="Bool">true</Property>
<Property Name="RunWhenLoaded" Type="Bool">true</Property>
<Property Name="SupportDownload" Type="Bool">true</Property>
<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
<Property Name="TargetName" Type="Str">TUmux-11-FPGA</Property>
<Property Name="TopLevelVI" Type="Ref">/TUmux-11/Chassis/TUmux-11-FPGA/cRIO.FPGA.9472.vi</Property>
</Item>
</Item>
</Item>
</Item>
<Item Name="tumux.vi" Type="VI" URL="../tumux.vi"/>
<Item Name="WebUI" Type="Web Service">
<Property Name="Bld_buildSpecName" Type="Str"></Property>
<Property Name="Bld_version.build" Type="Int">2</Property>
<Property Name="ws.autoIncrementVersion" Type="Bool">true</Property>