Newer
Older
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO2</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{FAC0D0D6-F4BF-4874-A346-DA4894FF2A71}</Property>
</Item>
<Item Name="Mod1/DO3" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO3</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{97BF4FF6-936E-445E-99DF-91770BEC4041}</Property>
</Item>
<Item Name="Mod1/DO4" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO4</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{CAFE72A8-F613-4D16-9B6D-2E6FF2230851}</Property>
</Item>
<Item Name="Mod1/DO5" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO5</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{DF539C66-6014-4A60-BFC1-90FCD512E4CA}</Property>
</Item>
<Item Name="Mod1/DO6" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO6</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{4EBCEAD0-E194-4A42-A57A-E3A99F25D36E}</Property>
</Item>
<Item Name="Mod1/DO7" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO7</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{814E26DF-321D-40F3-85ED-2B0F4B6C7D56}</Property>
</Item>
<Item Name="Mod1/DO7:0" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO7:0</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{13802FF4-0F55-46DD-8F45-0A4D352AEA23}</Property>
</Item>
</Item>
<Item Name="40 MHz Onboard Clock" Type="FPGA Base Clock">
<Property Name="FPGA.PersistentID" Type="Str">{A386BD2C-1F73-4EAE-9C12-18DDDCF767FD}</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig" Type="Str">ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.Accuracy" Type="Dbl">100</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.ClockSignalName" Type="Str">Clk40</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MaxDutyCycle" Type="Dbl">50</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MaxFrequency" Type="Dbl">40000000</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MinDutyCycle" Type="Dbl">50</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MinFrequency" Type="Dbl">40000000</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.NominalFrequency" Type="Dbl">40000000</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.PeakPeriodJitter" Type="Dbl">250</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.ResourceName" Type="Str">40 MHz Onboard Clock</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.SupportAndRequireRuntimeEnableDisable" Type="Bool">false</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.TopSignalConnect" Type="Str">Clk40</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.VariableFrequency" Type="Bool">false</Property>
<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
<Property Name="NI.LV.FPGA.Version" Type="Int">5</Property>
</Item>
<Item Name="cRIO.FPGA.9063.vi" Type="VI" URL="../drivers/cRIO/cRIO.FPGA.9063.vi">
<Property Name="BuildSpec" Type="Str">{E6E0821C-06EC-4154-96D2-F7F4BE7314B7}</Property>
<Property Name="configString.guid" Type="Str">{13802FF4-0F55-46DD-8F45-0A4D352AEA23}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7:0;0;ReadMethodType=u8;WriteMethodType=u8{4EBCEAD0-E194-4A42-A57A-E3A99F25D36E}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO6;0;ReadMethodType=bool;WriteMethodType=bool{597CA5A2-950C-4650-A8F0-A9B842CEF4EE}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO0;0;ReadMethodType=bool;WriteMethodType=bool{61CD138A-8BF0-4130-A4BC-C6B5512D48D9}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{6B41C271-9E53-4105-B0D0-04575A58000C}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO1;0;ReadMethodType=bool;WriteMethodType=bool{814E26DF-321D-40F3-85ED-2B0F4B6C7D56}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7;0;ReadMethodType=bool;WriteMethodType=bool{97BF4FF6-936E-445E-99DF-91770BEC4041}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO3;0;ReadMethodType=bool;WriteMethodType=bool{A386BD2C-1F73-4EAE-9C12-18DDDCF767FD}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{C14D587B-EBD4-4A86-8215-88B22EB772D2}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{C2979A02-CBE1-4F78-929B-AE68E3BC56B4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForOutputData=1;NumberOfSyncRegistersForReadInProject=Auto;resource=/USER FPGA LED;0;ReadMethodType=bool;WriteMethodType=bool{CAFE72A8-F613-4D16-9B6D-2E6FF2230851}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO4;0;ReadMethodType=bool;WriteMethodType=bool{DE57950A-F374-4601-BA26-30227DA3D75F}resource=/Chassis Temperature;0;ReadMethodType=i16{DF539C66-6014-4A60-BFC1-90FCD512E4CA}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO5;0;ReadMethodType=bool;WriteMethodType=bool{E3984B20-1FC6-4FF6-AE77-64CC589B243C}resource=/Scan Clock;0;ReadMethodType=bool{E67B12B5-9A3A-4B20-91E5-7F0F08D628D6}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9472,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FAC0D0D6-F4BF-4874-A346-DA4894FF2A71}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO2;0;ReadMethodType=bool;WriteMethodType=boolcRIO-9063/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9063FPGA_TARGET_FAMILYZYNQTARGET_TYPEFPGA</Property>
<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9063/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9063FPGA_TARGET_FAMILYZYNQTARGET_TYPEFPGAMod1/DO0ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO0;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO1ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO1;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO2ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO2;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO3ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO3;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO4ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO4;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO5ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO5;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO6ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO6;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO7:0ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod1/DO7ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7;0;ReadMethodType=bool;WriteMethodType=boolMod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9472,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForOutputData=1;NumberOfSyncRegistersForReadInProject=Auto;resource=/USER FPGA LED;0;ReadMethodType=bool;WriteMethodType=bool</Property>
<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\dgeerts\LabVIEW-Git\TUmux\FPGA Bitfiles\tumux_FPGATarget_cRIO.FPGA.9063-Tumux8_bLxojDGLXjg.lvbitx</Property>
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
</Item>
<Item Name="IP Builder" Type="IP Builder Target">
<Item Name="Dependencies" Type="Dependencies"/>
<Item Name="Build Specifications" Type="Build"/>
</Item>
<Item Name="Mod1" Type="RIO C Series Module">
<Property Name="crio.Calibration" Type="Str">1</Property>
<Property Name="crio.Location" Type="Str">Slot 1</Property>
<Property Name="crio.RequiresValidation" Type="Bool">false</Property>
<Property Name="crio.SDcounterSlaveChannelMask" Type="Str">0</Property>
<Property Name="crio.SDCounterSlaveMasterSlot" Type="Str">0</Property>
<Property Name="crio.SDInputFilter" Type="Str">128</Property>
<Property Name="crio.SDPWMPeriod0" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod1" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod2" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod3" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod4" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod5" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod6" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod7" Type="Str">0</Property>
<Property Name="crio.SupportsDynamicRes" Type="Bool">false</Property>
<Property Name="crio.Type" Type="Str">NI 9472</Property>
<Property Name="cRIOModule.DigitalIOMode" Type="Str">0</Property>
<Property Name="cRIOModule.DIO3_0InitialDir" Type="Str">0</Property>
<Property Name="cRIOModule.DIO7_4InitialDir" Type="Str">0</Property>
<Property Name="cRIOModule.EnableSpecialtyDigital" Type="Str">false</Property>
<Property Name="cRIOModule.NumSyncRegs" Type="Str">11111111</Property>
<Property Name="FPGA.PersistentID" Type="Str">{E67B12B5-9A3A-4B20-91E5-7F0F08D628D6}</Property>
</Item>
<Item Name="Dependencies" Type="Dependencies"/>
<Item Name="Build Specifications" Type="Build">
<Item Name="cRIO.FPGA.9063" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
<Property Name="BuildSpecDecription" Type="Str"></Property>
<Property Name="BuildSpecName" Type="Str">cRIO.FPGA.9063</Property>
<Property Name="Comp.BitfileName" Type="Str">tumux_FPGATarget_cRIO.FPGA.9063-Tumux8_bLxojDGLXjg.lvbitx</Property>
<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
<Property Name="Comp.Version.Build" Type="Int">0</Property>
<Property Name="Comp.Version.Fix" Type="Int">0</Property>
<Property Name="Comp.Version.Major" Type="Int">1</Property>
<Property Name="Comp.Version.Minor" Type="Int">0</Property>
<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
<Property Name="Comp.Vivado.OptDirective" Type="Str">Default</Property>
<Property Name="Comp.Vivado.PhysOptDirective" Type="Str">Default</Property>
<Property Name="Comp.Vivado.PlaceDirective" Type="Str">Default</Property>
<Property Name="Comp.Vivado.RouteDirective" Type="Str">Default</Property>
<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/dgeerts/LabVIEW-Git/TUmux/FPGA Bitfiles/tumux_FPGATarget_cRIO.FPGA.9063-Tumux8_bLxojDGLXjg.lvbitx</Property>
<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/tumux_FPGATarget_cRIO.FPGA.9063-Tumux8_bLxojDGLXjg.lvbitx</Property>
<Property Name="ProjectPath" Type="Path">/D/dgeerts/LabVIEW-Git/TUmux/tumux.lvproj</Property>
<Property Name="RelativePath" Type="Bool">true</Property>
<Property Name="RunWhenLoaded" Type="Bool">false</Property>
<Property Name="SupportDownload" Type="Bool">true</Property>
<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
<Property Name="TargetName" Type="Str">FPGA Target</Property>
<Property Name="TopLevelVI" Type="Ref">/Tumux-8/Chassis/FPGA Target/cRIO.FPGA.9063.vi</Property>
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
</Item>
</Item>
</Item>
</Item>
<Item Name="tumux.vi" Type="VI" URL="../tumux.vi"/>
<Item Name="Dependencies" Type="Dependencies">
<Item Name="user.lib" Type="Folder">
<Item Name="Array of VData to VArray__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Array of VData to VArray__ogtk.vi"/>
<Item Name="Array of VData to VCluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Array of VData to VCluster__ogtk.vi"/>
<Item Name="Array Size(s)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Array Size(s)__ogtk.vi"/>
<Item Name="Array to Array of VData__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Array to Array of VData__ogtk.vi"/>
<Item Name="Build Error Cluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/error/error.llb/Build Error Cluster__ogtk.vi"/>
<Item Name="Build Path - File Names and Paths Arrays - path__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - File Names and Paths Arrays - path__ogtk.vi"/>
<Item Name="Build Path - File Names and Paths Arrays__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - File Names and Paths Arrays__ogtk.vi"/>
<Item Name="Build Path - File Names Array - path__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - File Names Array - path__ogtk.vi"/>
<Item Name="Build Path - File Names Array__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - File Names Array__ogtk.vi"/>
<Item Name="Build Path - Traditional - path__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - Traditional - path__ogtk.vi"/>
<Item Name="Build Path - Traditional__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - Traditional__ogtk.vi"/>
<Item Name="Build Path__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path__ogtk.vi"/>
<Item Name="Cluster to Array of VData__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Cluster to Array of VData__ogtk.vi"/>
<Item Name="Create Dir if Non-Existant__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Create Dir if Non-Existant__ogtk.vi"/>
<Item Name="Encode Section and Key Names__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Encode Section and Key Names__ogtk.vi"/>
<Item Name="File Exists - Array__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/File Exists - Array__ogtk.vi"/>
<Item Name="File Exists - Scalar__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/File Exists - Scalar__ogtk.vi"/>
<Item Name="File Exists__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/File Exists__ogtk.vi"/>
<Item Name="Format Numeric Array__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Format Numeric Array__ogtk.vi"/>
<Item Name="Format Variant Into String__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/string/string.llb/Format Variant Into String__ogtk.vi"/>
<Item Name="Get Array Element TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Array Element TD__ogtk.vi"/>
<Item Name="Get Array Element TDEnum__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Array Element TDEnum__ogtk.vi"/>
<Item Name="Get Cluster Element Names__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Cluster Element Names__ogtk.vi"/>
<Item Name="Get Cluster Elements TDs__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Cluster Elements TDs__ogtk.vi"/>
<Item Name="Get Data Name from TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Data Name from TD__ogtk.vi"/>
<Item Name="Get Data Name__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Data Name__ogtk.vi"/>
<Item Name="Get Default Data from TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Default Data from TD__ogtk.vi"/>
<Item Name="Get Element TD from Array TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Element TD from Array TD__ogtk.vi"/>
<Item Name="Get Header from TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Header from TD__ogtk.vi"/>
<Item Name="Get Last PString__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Last PString__ogtk.vi"/>
<Item Name="Get PString__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get PString__ogtk.vi"/>
<Item Name="Get Refnum Type Enum from Data__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Refnum Type Enum from Data__ogtk.vi"/>
<Item Name="Get Refnum Type Enum from TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Refnum Type Enum from TD__ogtk.vi"/>
<Item Name="Get Strings from Enum TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Strings from Enum TD__ogtk.vi"/>
<Item Name="Get Strings from Enum__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Strings from Enum__ogtk.vi"/>
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
<Item Name="Get TDEnum from Data__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get TDEnum from Data__ogtk.vi"/>
<Item Name="Get Variant Attributes__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Variant Attributes__ogtk.vi"/>
<Item Name="Get Waveform Type Enum from Data__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Waveform Type Enum from Data__ogtk.vi"/>
<Item Name="Get Waveform Type Enum from TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Waveform Type Enum from TD__ogtk.vi"/>
<Item Name="Parse String with TDs__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Parse String with TDs__ogtk.vi"/>
<Item Name="Read INI Cluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Read INI Cluster__ogtk.vi"/>
<Item Name="Read Key (Variant)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Read Key (Variant)__ogtk.vi"/>
<Item Name="Read Section Cluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Read Section Cluster__ogtk.vi"/>
<Item Name="Refnum Subtype Enum__ogtk.ctl" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Refnum Subtype Enum__ogtk.ctl"/>
<Item Name="Reshape 1D Array__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Reshape 1D Array__ogtk.vi"/>
<Item Name="Reshape Array to 1D VArray__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Reshape Array to 1D VArray__ogtk.vi"/>
<Item Name="Resolve Timestamp Format__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/string/string.llb/Resolve Timestamp Format__ogtk.vi"/>
<Item Name="Set Data Name__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Set Data Name__ogtk.vi"/>
<Item Name="Set Enum String Value__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Set Enum String Value__ogtk.vi"/>
<Item Name="Slice 1D Array (BOL)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (BOL)__ogtk.vi"/>
<Item Name="Slice 1D Array (CDB)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (CDB)__ogtk.vi"/>
<Item Name="Slice 1D Array (CSG)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (CSG)__ogtk.vi"/>
<Item Name="Slice 1D Array (CTL-REF)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (CTL-REF)__ogtk.vi"/>
<Item Name="Slice 1D Array (CXT)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (CXT)__ogtk.vi"/>
<Item Name="Slice 1D Array (DBL)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (DBL)__ogtk.vi"/>
<Item Name="Slice 1D Array (ENUM)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (ENUM)__ogtk.vi"/>
<Item Name="Slice 1D Array (ERR)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (ERR)__ogtk.vi"/>
<Item Name="Slice 1D Array (EXT)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (EXT)__ogtk.vi"/>
<Item Name="Slice 1D Array (FILE-REF)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (FILE-REF)__ogtk.vi"/>
<Item Name="Slice 1D Array (I08)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (I08)__ogtk.vi"/>
<Item Name="Slice 1D Array (I16)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (I16)__ogtk.vi"/>
<Item Name="Slice 1D Array (I32)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (I32)__ogtk.vi"/>
<Item Name="Slice 1D Array (I64)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (I64)__ogtk.vi"/>
<Item Name="Slice 1D Array (LVObject)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (LVObject)__ogtk.vi"/>
<Item Name="Slice 1D Array (MENU-REF)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (MENU-REF)__ogtk.vi"/>
<Item Name="Slice 1D Array (MENU-RING)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (MENU-RING)__ogtk.vi"/>
<Item Name="Slice 1D Array (PATH)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (PATH)__ogtk.vi"/>
<Item Name="Slice 1D Array (PICT-RING)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (PICT-RING)__ogtk.vi"/>
<Item Name="Slice 1D Array (SIG)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (SIG)__ogtk.vi"/>
<Item Name="Slice 1D Array (String)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (String)__ogtk.vi"/>
<Item Name="Slice 1D Array (TXT&PICT-RING)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (TXT&PICT-RING)__ogtk.vi"/>
<Item Name="Slice 1D Array (TXT-RING)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (TXT-RING)__ogtk.vi"/>
<Item Name="Slice 1D Array (U08)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (U08)__ogtk.vi"/>
<Item Name="Slice 1D Array (U16)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (U16)__ogtk.vi"/>
<Item Name="Slice 1D Array (U32)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (U32)__ogtk.vi"/>
<Item Name="Slice 1D Array (U64)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (U64)__ogtk.vi"/>
<Item Name="Slice 1D Array (VAR)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (VAR)__ogtk.vi"/>
<Item Name="Slice 1D Array__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array__ogtk.vi"/>
<Item Name="Split Cluster TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Split Cluster TD__ogtk.vi"/>
<Item Name="Strip Path - Arrays__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Strip Path - Arrays__ogtk.vi"/>
<Item Name="Strip Path - Traditional__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Strip Path - Traditional__ogtk.vi"/>
<Item Name="Strip Path__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Strip Path__ogtk.vi"/>
<Item Name="Strip Units__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Strip Units__ogtk.vi"/>
<Item Name="Trim Whitespace (String Array)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/string/string.llb/Trim Whitespace (String Array)__ogtk.vi"/>
<Item Name="Trim Whitespace (String)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/string/string.llb/Trim Whitespace (String)__ogtk.vi"/>
<Item Name="Trim Whitespace__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/string/string.llb/Trim Whitespace__ogtk.vi"/>
<Item Name="Type Descriptor Enumeration__ogtk.ctl" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Type Descriptor Enumeration__ogtk.ctl"/>
<Item Name="Type Descriptor Header__ogtk.ctl" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Type Descriptor Header__ogtk.ctl"/>
<Item Name="Type Descriptor__ogtk.ctl" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Type Descriptor__ogtk.ctl"/>
<Item Name="Variant to Header Info__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Variant to Header Info__ogtk.vi"/>
<Item Name="Waveform Subtype Enum__ogtk.ctl" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Waveform Subtype Enum__ogtk.ctl"/>
<Item Name="Write INI Cluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Write INI Cluster__ogtk.vi"/>
<Item Name="Write Key (Variant)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Write Key (Variant)__ogtk.vi"/>
<Item Name="Write Section Cluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Write Section Cluster__ogtk.vi"/>
</Item>
<Item Name="vi.lib" Type="Folder">
<Item Name="8.6CompatibleGlobalVar.vi" Type="VI" URL="/<vilib>/Utility/config.llb/8.6CompatibleGlobalVar.vi"/>
<Item Name="BuildHelpPath.vi" Type="VI" URL="/<vilib>/Utility/error.llb/BuildHelpPath.vi"/>
<Item Name="Check if File or Folder Exists.vi" Type="VI" URL="/<vilib>/Utility/libraryn.llb/Check if File or Folder Exists.vi"/>
<Item Name="Check Special Tags.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Check Special Tags.vi"/>
<Item Name="Clear Errors.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Clear Errors.vi"/>
<Item Name="Convert property node font to graphics font.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Convert property node font to graphics font.vi"/>
<Item Name="Details Display Dialog.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Details Display Dialog.vi"/>
<Item Name="DialogType.ctl" Type="VI" URL="/<vilib>/Utility/error.llb/DialogType.ctl"/>
<Item Name="DialogTypeEnum.ctl" Type="VI" URL="/<vilib>/Utility/error.llb/DialogTypeEnum.ctl"/>
<Item Name="Error Cluster From Error Code.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Error Cluster From Error Code.vi"/>
<Item Name="Error Code Database.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Error Code Database.vi"/>
<Item Name="ErrorConvert.vi" Type="VI" URL="/<vilib>/FieldPoint/SubVIs/ErrorConvert.vi"/>
<Item Name="ErrWarn.ctl" Type="VI" URL="/<vilib>/Utility/error.llb/ErrWarn.ctl"/>
<Item Name="eventvkey.ctl" Type="VI" URL="/<vilib>/event_ctls.llb/eventvkey.ctl"/>
<Item Name="Find Tag.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Find Tag.vi"/>
<Item Name="Format Message String.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Format Message String.vi"/>
<Item Name="FP Check Error.vi" Type="VI" URL="/<vilib>/FieldPoint/SubVIs/FP Check Error.vi"/>
<Item Name="FP Get Configuration Info.vi" Type="VI" URL="/<vilib>/FieldPoint/FP Get Configuration Info.vi"/>
<Item Name="FP Write (Boolean -IO).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Boolean -IO).vi"/>
<Item Name="FP Write (Boolean Array -IO).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Boolean Array -IO).vi"/>
<Item Name="FP Write (Boolean Array).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Boolean Array).vi"/>
<Item Name="FP Write (Boolean).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Boolean).vi"/>
<Item Name="FP Write (Float -IO).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Float -IO).vi"/>
<Item Name="FP Write (Float Array -IO).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Float Array -IO).vi"/>
<Item Name="FP Write (Float Array).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Float Array).vi"/>
<Item Name="FP Write (Float).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Float).vi"/>
<Item Name="FP Write (Polymorphic).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Polymorphic).vi"/>
<Item Name="General Error Handler Core CORE.vi" Type="VI" URL="/<vilib>/Utility/error.llb/General Error Handler Core CORE.vi"/>
<Item Name="General Error Handler.vi" Type="VI" URL="/<vilib>/Utility/error.llb/General Error Handler.vi"/>
<Item Name="Get String Text Bounds.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Get String Text Bounds.vi"/>
<Item Name="Get Text Rect.vi" Type="VI" URL="/<vilib>/picture/picture.llb/Get Text Rect.vi"/>
<Item Name="GetHelpDir.vi" Type="VI" URL="/<vilib>/Utility/error.llb/GetHelpDir.vi"/>
<Item Name="GetRTHostConnectedProp.vi" Type="VI" URL="/<vilib>/Utility/error.llb/GetRTHostConnectedProp.vi"/>
<Item Name="Longest Line Length in Pixels.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Longest Line Length in Pixels.vi"/>
<Item Name="LVBoundsTypeDef.ctl" Type="VI" URL="/<vilib>/Utility/miscctls.llb/LVBoundsTypeDef.ctl"/>
<Item Name="LVRectTypeDef.ctl" Type="VI" URL="/<vilib>/Utility/miscctls.llb/LVRectTypeDef.ctl"/>
<Item Name="LVRowAndColumnTypeDef.ctl" Type="VI" URL="/<vilib>/Utility/miscctls.llb/LVRowAndColumnTypeDef.ctl"/>
<Item Name="LVRowAndColumnUnsignedTypeDef.ctl" Type="VI" URL="/<vilib>/Utility/miscctls.llb/LVRowAndColumnUnsignedTypeDef.ctl"/>
<Item Name="Modbus Master.lvclass" Type="LVClass" URL="/<vilib>/Modbus/master/Modbus Master.lvclass"/>
<Item Name="NI_FileType.lvlib" Type="Library" URL="/<vilib>/Utility/lvfile.llb/NI_FileType.lvlib"/>
<Item Name="NI_LVConfig.lvlib" Type="Library" URL="/<vilib>/Utility/config.llb/NI_LVConfig.lvlib"/>
<Item Name="NI_PackedLibraryUtility.lvlib" Type="Library" URL="/<vilib>/Utility/LVLibp/NI_PackedLibraryUtility.lvlib"/>
<Item Name="nisyscfg.lvlib" Type="Library" URL="/<vilib>/nisyscfg/nisyscfg.lvlib"/>
<Item Name="Not Found Dialog.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Not Found Dialog.vi"/>
<Item Name="Search and Replace Pattern.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Search and Replace Pattern.vi"/>
<Item Name="Set Bold Text.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Set Bold Text.vi"/>
<Item Name="Set String Value.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Set String Value.vi"/>
<Item Name="Simple Error Handler.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Simple Error Handler.vi"/>
<Item Name="Space Constant.vi" Type="VI" URL="/<vilib>/dlg_ctls.llb/Space Constant.vi"/>
<Item Name="SubVIs.lvlib" Type="Library" URL="/<vilib>/Modbus/subvis/SubVIs.lvlib"/>
<Item Name="TagReturnType.ctl" Type="VI" URL="/<vilib>/Utility/error.llb/TagReturnType.ctl"/>
<Item Name="Three Button Dialog CORE.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Three Button Dialog CORE.vi"/>
<Item Name="Three Button Dialog.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Three Button Dialog.vi"/>
<Item Name="Trim Whitespace.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Trim Whitespace.vi"/>
<Item Name="VISA Configure Serial Port" Type="VI" URL="/<vilib>/Instr/_visa.llb/VISA Configure Serial Port"/>
<Item Name="VISA Configure Serial Port (Instr).vi" Type="VI" URL="/<vilib>/Instr/_visa.llb/VISA Configure Serial Port (Instr).vi"/>
<Item Name="VISA Configure Serial Port (Serial Instr).vi" Type="VI" URL="/<vilib>/Instr/_visa.llb/VISA Configure Serial Port (Serial Instr).vi"/>
<Item Name="whitespace.ctl" Type="VI" URL="/<vilib>/Utility/error.llb/whitespace.ctl"/>
</Item>
<Item Name="ADI.message.check-F-format.vi" Type="VI" URL="../drivers/AFP/Message/ADI.message.check-F-format.vi"/>
<Item Name="ADI.message.dr.split-F-message.vi" Type="VI" URL="../drivers/AFP/Message/ADI.message.dr.split-F-message.vi"/>
<Item Name="ADI.message.extract-coordinates-CVT.vi" Type="VI" URL="../drivers/AFP/Message/ADI.message.extract-coordinates-CVT.vi"/>
<Item Name="ADI.message.format-F-message.vi" Type="VI" URL="../drivers/AFP/Message/ADI.message.format-F-message.vi"/>
<Item Name="ADI.TCP.collect.vi" Type="VI" URL="../drivers/AFP/Communication/ADI.TCP.collect.vi"/>
<Item Name="ADI.TCP.send.vi" Type="VI" URL="../drivers/AFP/Communication/ADI.TCP.send.vi"/>
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
<Item Name="dcp.checksum.check.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.checksum.check.vi"/>
<Item Name="dcp.checksum.generate.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.checksum.generate.vi"/>
<Item Name="dcp.command.ctl" Type="VI" URL="../drivers/DCP/Controls/dcp.command.ctl"/>
<Item Name="dcp.dcu-status.ctl" Type="VI" URL="../drivers/DCP/Controls/dcp.dcu-status.ctl"/>
<Item Name="dcp.headers.ctl" Type="VI" URL="../drivers/DCP/Controls/dcp.headers.ctl"/>
<Item Name="dcp.message.array2string.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.array2string.vi"/>
<Item Name="dcp.message.check.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.check.vi"/>
<Item Name="dcp.message.datablock.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.datablock.vi"/>
<Item Name="dcp.message.dr.split.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.dr.split.vi"/>
<Item Name="dcp.message.echo.dr.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.echo.dr.vi"/>
<Item Name="dcp.message.echo.su.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.echo.su.vi"/>
<Item Name="dcp.message.extract-cmd-data.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.extract-cmd-data.vi"/>
<Item Name="dcp.message.format.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.format.vi"/>
<Item Name="dcp.message.ms-error.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.message.ms-error.vi"/>
<Item Name="dcp.TCP.collect.vi" Type="VI" URL="../drivers/DCP/Modules/dcp.TCP.collect.vi"/>
<Item Name="FP.fpio.build.vi" Type="VI" URL="../drivers/Fieldpoint/FP.fpio.build.vi"/>
<Item Name="FP.fpremoteini.delete.vi" Type="VI" URL="../drivers/Fieldpoint/FP.fpremoteini.delete.vi"/>
<Item Name="N2O.HW.IO.data changed.vi" Type="VI" URL="../drivers/N2Obox 2/N2O.HW.IO.data changed.vi"/>
<Item Name="N2O.HW.IO.timeout error.vi" Type="VI" URL="../drivers/N2Obox 2/N2O.HW.IO.timeout error.vi"/>
<Item Name="N2O.HW.IO.vi" Type="VI" URL="../drivers/N2Obox 2/N2O.HW.IO.vi"/>
<Item Name="N2O.strip null 2 string.vi" Type="VI" URL="../drivers/N2Obox 2/N2O.strip null 2 string.vi"/>
<Item Name="NGA.measurements.extract.vi" Type="VI" URL="../drivers/NGA2000/NGA.measurements.extract.vi"/>
<Item Name="NGA.measurements.get.vi" Type="VI" URL="../drivers/NGA2000/NGA.measurements.get.vi"/>
<Item Name="NiFpgaLv.dll" Type="Document" URL="NiFpgaLv.dll">
<Property Name="NI.PreserveRelativePath" Type="Bool">true</Property>
</Item>
<Item Name="nisyscfg.dll" Type="Document" URL="nisyscfg.dll">
<Property Name="NI.PreserveRelativePath" Type="Bool">true</Property>
</Item>
<Item Name="OGTK-edit.Trim Whitespace (String).vi" Type="VI" URL="../drivers/Servomex/OGTK-edit.Trim Whitespace (String).vi"/>
<Item Name="SRV.4000.modbus.get.measurements.vi" Type="VI" URL="../drivers/Servomex/SRV.4000.modbus.get.measurements.vi"/>
<Item Name="SRV.ME4100.modbus.get.measurements.vi" Type="VI" URL="../drivers/Servomex/SRV.ME4100.modbus.get.measurements.vi"/>
<Item Name="SRV.modbus.open.vi" Type="VI" URL="../drivers/Servomex/SRV.modbus.open.vi"/>
<Item Name="SRV.print.string2data.vi" Type="VI" URL="../drivers/Servomex/SRV.print.string2data.vi"/>
<Item Name="timer.multiple.vi" Type="VI" URL="../subVIs/Timer/timer.multiple.vi"/>
<Item Name="Timing_Command Control.ctl" Type="VI" URL="../subVIs/Timer/Timing_Command Control.ctl"/>
<Item Name="tmx.afp.states.ctl" Type="VI" URL="../controls/tmx.afp.states.ctl"/>
<Item Name="tmx.array.add and grow.vi" Type="VI" URL="../modules/tmx.array.add and grow.vi"/>
<Item Name="tmx.array.add.vi" Type="VI" URL="../modules/tmx.array.add.vi"/>
<Item Name="tmx.array.reshape.vi" Type="VI" URL="../modules/tmx.array.reshape.vi"/>
<Item Name="tmx.build boolean array from cfg.vi" Type="VI" URL="../modules/tmx.build boolean array from cfg.vi"/>
<Item Name="tmx.counter.command.ctl" Type="VI" URL="../controls/tmx.counter.command.ctl"/>
<Item Name="tmx.counter.vi" Type="VI" URL="../modules/tmx.counter.vi"/>
<Item Name="tmx.cvt.cfg.config.ctl" Type="VI" URL="../controls/tmx.cvt.cfg.config.ctl"/>
<Item Name="tmx.cvt.cfg.recipe.ctl" Type="VI" URL="../controls/tmx.cvt.cfg.recipe.ctl"/>
<Item Name="tmx.cvt.command.ctl" Type="VI" URL="../controls/tmx.cvt.command.ctl"/>
<Item Name="tmx.CVT.vi" Type="VI" URL="../modules/tmx.CVT.vi"/>
<Item Name="tmx.dcp.states.ctl" Type="VI" URL="../controls/tmx.dcp.states.ctl"/>
<Item Name="tmx.et.command.ctl" Type="VI" URL="../controls/tmx.et.command.ctl"/>
<Item Name="tmx.ET.vi" Type="VI" URL="../modules/tmx.ET.vi"/>
<Item Name="tmx.hw.cRIO.vi" Type="VI" URL="../modules/tmx.hw.cRIO.vi"/>
<Item Name="tmx.hw.fieldpoint.error-selector.vi" Type="VI" URL="../modules/tmx.hw.fieldpoint.error-selector.vi"/>
<Item Name="tmx.hw.fieldpoint.vi" Type="VI" URL="../modules/tmx.hw.fieldpoint.vi"/>
<Item Name="tmx.hw.N2O-2.vi" Type="VI" URL="../modules/tmx.hw.N2O-2.vi"/>
<Item Name="tmx.hw.nga.error-selector.vi" Type="VI" URL="../modules/tmx.hw.nga.error-selector.vi"/>
<Item Name="tmx.hw.nga.vi" Type="VI" URL="../modules/tmx.hw.nga.vi"/>
<Item Name="tmx.hw.simulation.vi" Type="VI" URL="../modules/tmx.hw.simulation.vi"/>
<Item Name="tmx.hw.srvmx-4000.vi" Type="VI" URL="../modules/tmx.hw.srvmx-4000.vi"/>
<Item Name="tmx.hw.srvmx-me4100.vi" Type="VI" URL="../modules/tmx.hw.srvmx-me4100.vi"/>
Dirk Geerts
committed
<Item Name="tmx.hwcfg.command.ctl" Type="VI" URL="../controls/tmx.hwcfg.command.ctl"/>
<Item Name="tmx.hwcfg.commprotocollist.ctl" Type="VI" URL="../controls/tmx.hwcfg.commprotocollist.ctl"/>
<Item Name="tmx.hwcfg.rw.vi" Type="VI" URL="../modules/tmx.hwcfg.rw.vi"/>
<Item Name="tmx.ini.command.ctl" Type="VI" URL="../controls/tmx.ini.command.ctl"/>
<Item Name="tmx.ini.config" Type="VI" URL="../controls/tmx.ini.config"/>
<Item Name="tmx.ini.configfile.vi" Type="VI" URL="../modules/tmx.ini.configfile.vi"/>
<Item Name="tmx.init.recipe-control.vi" Type="VI" URL="../modules/tmx.init.recipe-control.vi"/>
<Item Name="tmx.main.states.hardware.ctl" Type="VI" URL="../controls/tmx.main.states.hardware.ctl"/>
<Item Name="tmx.main.states.hw-valves.ctl" Type="VI" URL="../controls/tmx.main.states.hw-valves.ctl"/>
<Item Name="tmx.main.states.ui.ctl" Type="VI" URL="../controls/tmx.main.states.ui.ctl"/>
<Item Name="tmx.mfcs.buildconfig.vi" Type="VI" URL="../modules/tmx.mfcs.buildconfig.vi"/>
<Item Name="tmx.network.afp.vi" Type="VI" URL="../modules/tmx.network.afp.vi"/>
<Item Name="tmx.network.dcp.vi" Type="VI" URL="../modules/tmx.network.dcp.vi"/>
<Item Name="tmx.recipe.vi" Type="VI" URL="../modules/tmx.recipe.vi"/>
<Item Name="tmx.server.afp.vi" Type="VI" URL="../modules/tmx.server.afp.vi"/>
Dirk Geerts
committed
<Item Name="tmx.server.dcp.vi" Type="VI" URL="../modules/tmx.server.dcp.vi"/>
<Item Name="tmx.stor.diskspace.check.vi" Type="VI" URL="../modules/tmx.stor.diskspace.check.vi"/>
<Item Name="tmx.stor.diskspace.delete.vi" Type="VI" URL="../modules/tmx.stor.diskspace.delete.vi"/>
<Item Name="tmx.stor.diskspace.vi" Type="VI" URL="../modules/tmx.stor.diskspace.vi"/>
<Item Name="tmx.stor.filepath.vi" Type="VI" URL="../modules/tmx.stor.filepath.vi"/>
<Item Name="tmx.stor.string.1d-data.vi" Type="VI" URL="../modules/tmx.stor.string.1d-data.vi"/>
<Item Name="tmx.stor.string.2d-data.vi" Type="VI" URL="../modules/tmx.stor.string.2d-data.vi"/>
<Item Name="tmx.stor.string.strip-EOL.vi" Type="VI" URL="../modules/tmx.stor.string.strip-EOL.vi"/>
<Item Name="tmx.stor.string.time.vi" Type="VI" URL="../modules/tmx.stor.string.time.vi"/>
<Item Name="tmx.stor.write to file.vi" Type="VI" URL="../modules/tmx.stor.write to file.vi"/>
<Item Name="tmx.storage.timed.vi" Type="VI" URL="../modules/tmx.storage.timed.vi"/>
<Item Name="tmx.timer.names.ctl" Type="VI" URL="../controls/tmx.timer.names.ctl"/>
<Item Name="tmx.timestring.check-correct.vi" Type="VI" URL="../modules/tmx.timestring.check-correct.vi"/>
<Item Name="tmx.timestring.convert.vi" Type="VI" URL="../modules/tmx.timestring.convert.vi"/>
<Item Name="tumux_TUmux-N2O-1-FPGA_cRIO.FPGA.9472_s3wLcXNTMzk.lvbitx" Type="Document" URL="../FPGA Bitfiles/tumux_TUmux-N2O-1-FPGA_cRIO.FPGA.9472_s3wLcXNTMzk.lvbitx"/>
<Item Name="tumux_TUmux-temp-FPGA_FPGA9472Interfac_tKi5ApVZ4Ds.lvbitx" Type="Document" URL="../FPGA Bitfiles/tumux_TUmux-temp-FPGA_FPGA9472Interfac_tKi5ApVZ4Ds.lvbitx"/>
<Item Name="TUmux v.1.6" Type="{69A947D5-514E-4E75-818E-69657C0547D8}">
<Property Name="App_copyErrors" Type="Bool">true</Property>
<Property Name="App_INI_aliasGUID" Type="Str">{01319F46-5DB7-4BCF-84B9-11AA3836D0C9}</Property>
<Property Name="App_INI_GUID" Type="Str">{2CCB87BD-5017-4080-85E0-97285CA4D17B}</Property>
<Property Name="App_serverConfig.httpPort" Type="Int">8002</Property>
<Property Name="Bld_autoIncrement" Type="Bool">true</Property>
<Property Name="Bld_buildCacheID" Type="Str">{CCE6D19D-48E3-47E6-9A1E-03785405A1FA}</Property>
<Property Name="Bld_buildSpecName" Type="Str">TUmux v.1.6</Property>
<Property Name="Bld_compilerOptLevel" Type="Int">0</Property>
<Property Name="Bld_excludeInlineSubVIs" Type="Bool">true</Property>
<Property Name="Bld_excludeLibraryItems" Type="Bool">true</Property>
<Property Name="Bld_excludePolymorphicVIs" Type="Bool">true</Property>
<Property Name="Bld_localDestDir" Type="Path">../builds/TUmux v.1.6/NI_AB_TARGETNAME/NI_AB_PROJECTNAME</Property>
<Property Name="Bld_localDestDirType" Type="Str">relativeToCommon</Property>
<Property Name="Bld_modifyLibraryFile" Type="Bool">true</Property>
<Property Name="Bld_previewCacheID" Type="Str">{368EB471-71E1-4207-8942-473FCCCB3D7B}</Property>
<Property Name="Bld_targetDestDir" Type="Path">/home/lvuser/natinst/bin</Property>
<Property Name="Bld_version.build" Type="Int">1</Property>
<Property Name="Bld_version.major" Type="Int">1</Property>
<Property Name="Bld_version.minor" Type="Int">6</Property>
<Property Name="Destination[0].destName" Type="Str">startup.rtexe</Property>
<Property Name="Destination[0].path" Type="Path">/home/lvuser/natinst/bin/startup.rtexe</Property>
<Property Name="Destination[0].path.type" Type="Str"><none></Property>
<Property Name="Destination[0].preserveHierarchy" Type="Bool">true</Property>
<Property Name="Destination[0].type" Type="Str">App</Property>
<Property Name="Destination[1].destName" Type="Str">Support Directory</Property>
<Property Name="Destination[1].path" Type="Path">/home/lvuser/natinst/bin/data</Property>
<Property Name="Destination[1].path.type" Type="Str"><none></Property>
<Property Name="Destination[2].destName" Type="Str">www</Property>
<Property Name="Destination[2].path" Type="Path">/var/local/natinst/labview/www</Property>
<Property Name="Destination[2].path.type" Type="Str"><none></Property>
<Property Name="DestinationCount" Type="Int">3</Property>
<Property Name="Source[0].itemID" Type="Str">{64119F5A-BB62-4735-9699-50B8F673AF73}</Property>
<Property Name="Source[0].type" Type="Str">Container</Property>
<Property Name="Source[1].destinationIndex" Type="Int">0</Property>
<Property Name="Source[1].itemID" Type="Ref">/Tumux-8/tumux.vi</Property>
<Property Name="Source[1].sourceInclusion" Type="Str">TopLevel</Property>
<Property Name="Source[1].type" Type="Str">VI</Property>
<Property Name="Source[2].destinationIndex" Type="Int">2</Property>
<Property Name="Source[2].itemID" Type="Ref">/Tumux-8/www/logo_tumux.png</Property>
<Property Name="Source[2].sourceInclusion" Type="Str">Include</Property>
<Property Name="Source[3].destinationIndex" Type="Int">2</Property>
<Property Name="Source[3].itemID" Type="Ref">/Tumux-8/www/tumux-8.html</Property>
<Property Name="Source[3].newName" Type="Str">tumux.html</Property>
<Property Name="Source[3].sourceInclusion" Type="Str">Include</Property>
<Property Name="Source[4].destinationIndex" Type="Int">2</Property>
<Property Name="Source[4].itemID" Type="Ref">/Tumux-8/www/LVRTE2015_f1Patchmin.exe</Property>
<Property Name="Source[4].sourceInclusion" Type="Str">Include</Property>
<Property Name="Source[5].Container.applyDestination" Type="Bool">true</Property>
<Property Name="Source[5].Container.depDestIndex" Type="Int">0</Property>
<Property Name="Source[5].destinationIndex" Type="Int">2</Property>
<Property Name="Source[5].itemID" Type="Ref">/Tumux-8/www</Property>
<Property Name="Source[5].type" Type="Str">Container</Property>
<Property Name="SourceCount" Type="Int">6</Property>
<Property Name="TgtF_companyName" Type="Str">TU Delft</Property>
<Property Name="TgtF_fileDescription" Type="Str">TUmux v.1.6</Property>
<Property Name="TgtF_internalName" Type="Str">TUmux v.1.6</Property>
<Property Name="TgtF_legalCopyright" Type="Str">Copyright © 2019 TU Delft</Property>
<Property Name="TgtF_productName" Type="Str">TUmux v.1.6</Property>
<Property Name="TgtF_targetfileGUID" Type="Str">{85B79B42-D77A-4A49-8390-8AF476530E4C}</Property>
<Property Name="TgtF_targetfileName" Type="Str">startup.rtexe</Property>
</Item>
</Item>
<Item Name="TUmux-9" Type="RT CompactRIO">
<Property Name="alias.name" Type="Str">TUmux-9</Property>
<Property Name="alias.value" Type="Str">10.52.13.9</Property>
Dirk Geerts
committed
<Property Name="CCSymbols" Type="Str">OS,Linux;CPU,ARM;DeviceCode,7740;TARGET_TYPE,RT;</Property>
<Property Name="crio.ControllerPID" Type="Str">7740</Property>
<Property Name="host.ResponsivenessCheckEnabled" Type="Bool">true</Property>
<Property Name="host.ResponsivenessCheckPingDelay" Type="UInt">5000</Property>
<Property Name="host.ResponsivenessCheckPingTimeout" Type="UInt">1000</Property>
<Property Name="host.TargetCPUID" Type="UInt">8</Property>
<Property Name="host.TargetOSID" Type="UInt">8</Property>
Dirk Geerts
committed
<Property Name="mathScriptPath" Type="Str">H:\My Documents\LabVIEW Data</Property>
<Property Name="target.cleanupVisa" Type="Bool">true</Property>
Dirk Geerts
committed
<Property Name="target.Deployment_DownloadInstallerPath" Type="Path"></Property>
<Property Name="target.Deployment_SilentInstallation" Type="Bool">false</Property>
<Property Name="target.FPProtocolGlobals_ControlTimeLimit" Type="Int">300</Property>
<Property Name="target.getDefault->WebServer.Port" Type="Int">80</Property>
<Property Name="target.getDefault->WebServer.Timeout" Type="Int">60</Property>
Dirk Geerts
committed
<Property Name="target.IOScan.Faults" Type="Str">1.0,0;</Property>
<Property Name="target.IOScan.NetVarPeriod" Type="UInt">100</Property>
<Property Name="target.IOScan.NetWatchdogEnabled" Type="Bool">false</Property>
<Property Name="target.IOScan.Period" Type="UInt">10000</Property>
<Property Name="target.IOScan.PowerupMode" Type="UInt">0</Property>
<Property Name="target.IOScan.Priority" Type="UInt">0</Property>
<Property Name="target.IOScan.ReportModeConflict" Type="Bool">true</Property>
Dirk Geerts
committed
<Property Name="target.IOScan.StartEngineOnDeploy" Type="Bool">false</Property>
<Property Name="target.IsRemotePanelSupported" Type="Bool">true</Property>
<Property Name="target.RTCPULoadMonitoringEnabled" Type="Bool">true</Property>
Dirk Geerts
committed
<Property Name="target.RTDebugWebServerHTTPPort" Type="UInt">8001</Property>
<Property Name="target.RTTarget.ApplicationPath" Type="Path">/home/lvuser/natinst/bin/startup.rtexe</Property>
<Property Name="target.RTTarget.EnableFileSharing" Type="Bool">true</Property>
<Property Name="target.RTTarget.IPAccess" Type="Str">+*</Property>
Dirk Geerts
committed
<Property Name="target.RTTarget.LaunchAppAtBoot" Type="Bool">true</Property>
<Property Name="target.RTTarget.VIPath" Type="Path">/home/lvuser/natinst/bin</Property>
<Property Name="target.server.app.propertiesEnabled" Type="Bool">true</Property>
<Property Name="target.server.control.propertiesEnabled" Type="Bool">true</Property>
<Property Name="target.server.tcp.access" Type="Str">+*</Property>
<Property Name="target.server.tcp.enabled" Type="Bool">false</Property>
<Property Name="target.server.tcp.paranoid" Type="Bool">true</Property>
<Property Name="target.server.tcp.port" Type="Int">3363</Property>
Dirk Geerts
committed
<Property Name="target.server.tcp.serviceName" Type="Str"></Property>
<Property Name="target.server.tcp.serviceName.default" Type="Str">Main Application Instance/VI Server</Property>
<Property Name="target.server.vi.access" Type="Str">+*</Property>
<Property Name="target.server.vi.callsEnabled" Type="Bool">true</Property>
<Property Name="target.server.vi.propertiesEnabled" Type="Bool">true</Property>
Dirk Geerts
committed
<Property Name="target.server.viscripting.showScriptingOperationsInContextHelp" Type="Bool">false</Property>
<Property Name="target.server.viscripting.showScriptingOperationsInEditor" Type="Bool">false</Property>
<Property Name="target.WebServer.Config" Type="Str"># Web server configuration file.
# Generated by LabVIEW 15.0.1f10
Dirk Geerts
committed
#
# Global Directives
#
NI.AddLVRouteVars
TypesConfig "$LVSERVER_CONFIGROOT/mime.types"
Dirk Geerts
committed
LimitWorkers 10
LoadModulePath "$LVSERVER_MODULEPATHS"
LoadModule LVAuth lvauthmodule
LoadModule LVRFP lvrfpmodule
Dirk Geerts
committed
Listen 8000
#
Dirk Geerts
committed
# Directives that apply to the default server
#
Dirk Geerts
committed
NI.ServerName default
DocumentRoot "$LVSERVER_DOCROOT"
InactivityTimeout 60
SetConnector netConnector
AddHandler LVAuth
AddHandler LVRFP
AddHandler fileHandler ""
AddOutputFilter chunkFilter
Dirk Geerts
committed
DirectoryIndex index.htm
</Property>
Dirk Geerts
committed
<Property Name="target.WebServer.Enabled" Type="Bool">true</Property>
<Property Name="target.WebServer.LogEnabled" Type="Bool">false</Property>
<Property Name="target.WebServer.LogPath" Type="Path">/c/ni-rt/system/www/www.log</Property>
<Property Name="target.WebServer.Port" Type="Int">80</Property>
<Property Name="target.WebServer.RootPath" Type="Path">/c/ni-rt/system/www</Property>
<Property Name="target.WebServer.TcpAccess" Type="Str">c+*</Property>
<Property Name="target.WebServer.Timeout" Type="Int">60</Property>
<Property Name="target.WebServer.ViAccess" Type="Str">+*</Property>
<Property Name="target.webservices.SecurityAPIKey" Type="Str">PqVr/ifkAQh+lVrdPIykXlFvg12GhhQFR8H9cUhphgg=:pTe9HRlQuMfJxAG6QCGq7UvoUpJzAzWGKy5SbZ+roSU=</Property>
<Property Name="target.webservices.ValidTimestampWindow" Type="Int">15</Property>
<Item Name="www" Type="Folder">
Dirk Geerts
committed
<Item Name="logo_tumux.png" Type="Document" URL="../www/images/logo_tumux.png"/>
<Item Name="LVRTE2015_f1Patchmin.exe" Type="Document" URL="../www/files/LVRTE2015_f1Patchmin.exe"/>
<Item Name="tumux-9.html" Type="Document" URL="../www/tumux-9.html"/>
</Item>
<Item Name="Chassis" Type="cRIO Chassis">
<Property Name="crio.ProgrammingMode" Type="Str">fpga</Property>
<Property Name="crio.ResourceID" Type="Str">RIO0</Property>
<Property Name="crio.Type" Type="Str">cRIO-9063</Property>
<Item Name="FPGA Target 2" Type="FPGA Target">
<Property Name="AutoRun" Type="Bool">false</Property>
<Property Name="configString.guid" Type="Str">{11E69A76-FC50-4114-BA11-7A9E76026A89}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO5;0;ReadMethodType=bool;WriteMethodType=bool{313661A9-FA98-4AF4-9891-A0B286B7EB71}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO6;0;ReadMethodType=bool;WriteMethodType=bool{3C4D87FC-9820-45C0-9E1B-2887C68DA7A4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForOutputData=1;NumberOfSyncRegistersForReadInProject=Auto;resource=/USER FPGA LED;0;ReadMethodType=bool;WriteMethodType=bool{5BF34671-947C-4635-A1FB-DDE3D9F29360}resource=/Scan Clock;0;ReadMethodType=bool{61EEB360-67CB-4819-AFE1-3F2717FD123F}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9472,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{7ACE099C-6700-491F-BED2-C3191DAF3385}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{8E1A268F-C2D8-49AF-B63F-F15AE5220020}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{9709841C-66B9-47F5-A7EB-D4DDF5036876}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO0;0;ReadMethodType=bool;WriteMethodType=bool{BC8B462D-C671-42E4-9979-04C5ECD234BA}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO2;0;ReadMethodType=bool;WriteMethodType=bool{CB6E2B8B-134E-45C0-B18E-DC846E85944D}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO1;0;ReadMethodType=bool;WriteMethodType=bool{D9CCD697-1A16-4800-BFC3-AB06E060F3DE}resource=/Chassis Temperature;0;ReadMethodType=i16{D9D44A37-675B-40BA-8D8B-92D5BFF9BA37}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7:0;0;ReadMethodType=u8;WriteMethodType=u8{EE5E7980-D508-496D-B5D4-AF7984CA5A48}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO4;0;ReadMethodType=bool;WriteMethodType=bool{FA1E41B5-1FE0-4886-BE0C-25B3642CD726}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO3;0;ReadMethodType=bool;WriteMethodType=bool{FD2C575F-963C-44AC-9C2C-83BC9E455B79}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{FFBA43A3-8375-4FCA-AD0F-81735BA00367}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7;0;ReadMethodType=bool;WriteMethodType=boolcRIO-9063/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9063FPGA_TARGET_FAMILYZYNQTARGET_TYPEFPGA</Property>
<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9063/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9063FPGA_TARGET_FAMILYZYNQTARGET_TYPEFPGAMod1/DO0ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO0;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO1ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO1;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO2ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO2;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO3ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO3;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO4ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO4;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO5ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO5;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO6ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO6;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO7:0ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod1/DO7ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7;0;ReadMethodType=bool;WriteMethodType=boolMod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9472,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForOutputData=1;NumberOfSyncRegistersForReadInProject=Auto;resource=/USER FPGA LED;0;ReadMethodType=bool;WriteMethodType=bool</Property>
<Property Name="NI.LV.FPGA.CompileConfigString" Type="Str">cRIO-9063/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9063FPGA_TARGET_FAMILYZYNQTARGET_TYPEFPGA</Property>
<Property Name="NI.LV.FPGA.Version" Type="Int">6</Property>
<Property Name="Resource Name" Type="Str">RIO0</Property>
<Property Name="Target Class" Type="Str">cRIO-9063</Property>
<Property Name="Top-Level Timing Source" Type="Str">40 MHz Onboard Clock</Property>
<Property Name="Top-Level Timing Source Is Default" Type="Bool">true</Property>
<Item Name="Chassis I/O" Type="Folder">
<Item Name="Chassis Temperature" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="resource">
<Value>/Chassis Temperature</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{D9CCD697-1A16-4800-BFC3-AB06E060F3DE}</Property>
</Item>
<Item Name="Scan Clock" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="resource">
<Value>/Scan Clock</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{5BF34671-947C-4635-A1FB-DDE3D9F29360}</Property>
</Item>
<Item Name="Sleep" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="resource">
<Value>/Sleep</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{8E1A268F-C2D8-49AF-B63F-F15AE5220020}</Property>
</Item>
<Item Name="System Reset" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="resource">
<Value>/System Reset</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{7ACE099C-6700-491F-BED2-C3191DAF3385}</Property>
</Item>
<Item Name="USER FPGA LED" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="NumberOfSyncRegistersForOutputData">
<Value>1</Value>
</Attribute>
<Attribute name="NumberOfSyncRegistersForReadInProject">
<Value>Auto</Value>
</Attribute>
<Attribute name="resource">
<Value>/USER FPGA LED</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{3C4D87FC-9820-45C0-9E1B-2887C68DA7A4}</Property>
</Item>
</Item>
<Item Name="Mod1" Type="Folder">
<Item Name="Mod1/DO0" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO0</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{9709841C-66B9-47F5-A7EB-D4DDF5036876}</Property>
</Item>
<Item Name="Mod1/DO1" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO1</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{CB6E2B8B-134E-45C0-B18E-DC846E85944D}</Property>
</Item>
<Item Name="Mod1/DO2" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO2</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{BC8B462D-C671-42E4-9979-04C5ECD234BA}</Property>
</Item>
<Item Name="Mod1/DO3" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO3</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{FA1E41B5-1FE0-4886-BE0C-25B3642CD726}</Property>
</Item>
<Item Name="Mod1/DO4" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO4</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{EE5E7980-D508-496D-B5D4-AF7984CA5A48}</Property>
</Item>
<Item Name="Mod1/DO5" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO5</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{11E69A76-FC50-4114-BA11-7A9E76026A89}</Property>
</Item>
<Item Name="Mod1/DO6" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO6</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{313661A9-FA98-4AF4-9891-A0B286B7EB71}</Property>
</Item>
<Item Name="Mod1/DO7" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO7</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{FFBA43A3-8375-4FCA-AD0F-81735BA00367}</Property>
</Item>
<Item Name="Mod1/DO7:0" Type="Elemental IO">
<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
<Attribute name="ArbitrationForOutputData">
<Value>NeverArbitrate</Value>
</Attribute>
<Attribute name="resource">
<Value>/crio_Mod1/DO7:0</Value>
</Attribute>
</AttributeSet>
</Property>
<Property Name="FPGA.PersistentID" Type="Str">{D9D44A37-675B-40BA-8D8B-92D5BFF9BA37}</Property>
</Item>
</Item>
<Item Name="40 MHz Onboard Clock" Type="FPGA Base Clock">
<Property Name="FPGA.PersistentID" Type="Str">{FD2C575F-963C-44AC-9C2C-83BC9E455B79}</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig" Type="Str">ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.Accuracy" Type="Dbl">100</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.ClockSignalName" Type="Str">Clk40</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MaxDutyCycle" Type="Dbl">50</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MaxFrequency" Type="Dbl">40000000</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MinDutyCycle" Type="Dbl">50</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.MinFrequency" Type="Dbl">40000000</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.NominalFrequency" Type="Dbl">40000000</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.PeakPeriodJitter" Type="Dbl">250</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.ResourceName" Type="Str">40 MHz Onboard Clock</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.SupportAndRequireRuntimeEnableDisable" Type="Bool">false</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.TopSignalConnect" Type="Str">Clk40</Property>
<Property Name="NI.LV.FPGA.BaseTSConfig.VariableFrequency" Type="Bool">false</Property>
<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
<Property Name="NI.LV.FPGA.Version" Type="Int">5</Property>
</Item>
<Item Name="cRIO.FPGA.9063.vi" Type="VI" URL="../drivers/cRIO/cRIO.FPGA.9063.vi">
<Property Name="BuildSpec" Type="Str">{1B20B9AC-1C12-4CB9-94B0-769DE7E17689}</Property>
<Property Name="configString.guid" Type="Str">{11E69A76-FC50-4114-BA11-7A9E76026A89}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO5;0;ReadMethodType=bool;WriteMethodType=bool{313661A9-FA98-4AF4-9891-A0B286B7EB71}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO6;0;ReadMethodType=bool;WriteMethodType=bool{3C4D87FC-9820-45C0-9E1B-2887C68DA7A4}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForOutputData=1;NumberOfSyncRegistersForReadInProject=Auto;resource=/USER FPGA LED;0;ReadMethodType=bool;WriteMethodType=bool{5BF34671-947C-4635-A1FB-DDE3D9F29360}resource=/Scan Clock;0;ReadMethodType=bool{61EEB360-67CB-4819-AFE1-3F2717FD123F}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9472,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{7ACE099C-6700-491F-BED2-C3191DAF3385}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{8E1A268F-C2D8-49AF-B63F-F15AE5220020}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{9709841C-66B9-47F5-A7EB-D4DDF5036876}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO0;0;ReadMethodType=bool;WriteMethodType=bool{BC8B462D-C671-42E4-9979-04C5ECD234BA}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO2;0;ReadMethodType=bool;WriteMethodType=bool{CB6E2B8B-134E-45C0-B18E-DC846E85944D}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO1;0;ReadMethodType=bool;WriteMethodType=bool{D9CCD697-1A16-4800-BFC3-AB06E060F3DE}resource=/Chassis Temperature;0;ReadMethodType=i16{D9D44A37-675B-40BA-8D8B-92D5BFF9BA37}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7:0;0;ReadMethodType=u8;WriteMethodType=u8{EE5E7980-D508-496D-B5D4-AF7984CA5A48}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO4;0;ReadMethodType=bool;WriteMethodType=bool{FA1E41B5-1FE0-4886-BE0C-25B3642CD726}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO3;0;ReadMethodType=bool;WriteMethodType=bool{FD2C575F-963C-44AC-9C2C-83BC9E455B79}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{FFBA43A3-8375-4FCA-AD0F-81735BA00367}ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7;0;ReadMethodType=bool;WriteMethodType=boolcRIO-9063/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9063FPGA_TARGET_FAMILYZYNQTARGET_TYPEFPGA</Property>
<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9063/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9063FPGA_TARGET_FAMILYZYNQTARGET_TYPEFPGAMod1/DO0ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO0;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO1ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO1;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO2ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO2;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO3ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO3;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO4ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO4;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO5ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO5;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO6ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO6;0;ReadMethodType=bool;WriteMethodType=boolMod1/DO7:0ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod1/DO7ArbitrationForOutputData=NeverArbitrate;resource=/crio_Mod1/DO7;0;ReadMethodType=bool;WriteMethodType=boolMod1[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 1,crio.Type=NI 9472,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForOutputData=1;NumberOfSyncRegistersForReadInProject=Auto;resource=/USER FPGA LED;0;ReadMethodType=bool;WriteMethodType=bool</Property>
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\dgeerts\LabVIEW-Git\TUmux\FPGA Bitfiles\tumux_FPGATarget_cRIO.FPGA.9063-Tumux8_bLxojDGLXjg.lvbitx</Property>
</Item>
<Item Name="IP Builder" Type="IP Builder Target">
<Item Name="Dependencies" Type="Dependencies"/>
<Item Name="Build Specifications" Type="Build"/>
</Item>
<Item Name="Mod1" Type="RIO C Series Module">
<Property Name="crio.Calibration" Type="Str">1</Property>
<Property Name="crio.Location" Type="Str">Slot 1</Property>
<Property Name="crio.RequiresValidation" Type="Bool">false</Property>
<Property Name="crio.SDcounterSlaveChannelMask" Type="Str">0</Property>
<Property Name="crio.SDCounterSlaveMasterSlot" Type="Str">0</Property>
<Property Name="crio.SDInputFilter" Type="Str">128</Property>
<Property Name="crio.SDPWMPeriod0" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod1" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod2" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod3" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod4" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod5" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod6" Type="Str">0</Property>
<Property Name="crio.SDPWMPeriod7" Type="Str">0</Property>
<Property Name="crio.SupportsDynamicRes" Type="Bool">false</Property>
<Property Name="crio.Type" Type="Str">NI 9472</Property>
<Property Name="cRIOModule.DigitalIOMode" Type="Str">0</Property>
<Property Name="cRIOModule.DIO3_0InitialDir" Type="Str">0</Property>
<Property Name="cRIOModule.DIO7_4InitialDir" Type="Str">0</Property>
<Property Name="cRIOModule.EnableSpecialtyDigital" Type="Str">false</Property>
<Property Name="cRIOModule.NumSyncRegs" Type="Str">11111111</Property>
<Property Name="FPGA.PersistentID" Type="Str">{61EEB360-67CB-4819-AFE1-3F2717FD123F}</Property>
</Item>
<Item Name="Dependencies" Type="Dependencies"/>
<Item Name="Build Specifications" Type="Build">
<Item Name="cRIO.FPGA.9063" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
<Property Name="BuildSpecDecription" Type="Str"></Property>
<Property Name="BuildSpecName" Type="Str">cRIO.FPGA.9063</Property>
<Property Name="Comp.BitfileName" Type="Str">tumux_FPGATarget2_cRIO.FPGA.9063_jD9yLZaCeXY.lvbitx</Property>
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
<Property Name="Comp.Version.Build" Type="Int">0</Property>
<Property Name="Comp.Version.Fix" Type="Int">0</Property>
<Property Name="Comp.Version.Major" Type="Int">1</Property>
<Property Name="Comp.Version.Minor" Type="Int">0</Property>
<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
<Property Name="Comp.Vivado.OptDirective" Type="Str">Default</Property>
<Property Name="Comp.Vivado.PhysOptDirective" Type="Str">Default</Property>
<Property Name="Comp.Vivado.PlaceDirective" Type="Str">Default</Property>
<Property Name="Comp.Vivado.RouteDirective" Type="Str">Default</Property>
<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
<Property Name="ProjectPath" Type="Path">/D/dgeerts/LabVIEW-Git/TUmux/tumux.lvproj</Property>
<Property Name="RelativePath" Type="Bool">true</Property>
<Property Name="RunWhenLoaded" Type="Bool">false</Property>
<Property Name="SupportDownload" Type="Bool">true</Property>
<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
<Property Name="TargetName" Type="Str">FPGA Target 2</Property>
<Property Name="TopLevelVI" Type="Ref">/TUmux-9/Chassis/FPGA Target 2/cRIO.FPGA.9063.vi</Property>
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
</Item>
</Item>
</Item>
</Item>
<Item Name="tumux.vi" Type="VI" URL="../tumux.vi"/>
<Item Name="Dependencies" Type="Dependencies">
<Item Name="user.lib" Type="Folder">
<Item Name="Array of VData to VArray__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Array of VData to VArray__ogtk.vi"/>
<Item Name="Array of VData to VCluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Array of VData to VCluster__ogtk.vi"/>
<Item Name="Array Size(s)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Array Size(s)__ogtk.vi"/>
<Item Name="Array to Array of VData__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Array to Array of VData__ogtk.vi"/>
<Item Name="Build Error Cluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/error/error.llb/Build Error Cluster__ogtk.vi"/>
<Item Name="Build Path - File Names and Paths Arrays - path__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - File Names and Paths Arrays - path__ogtk.vi"/>
<Item Name="Build Path - File Names and Paths Arrays__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - File Names and Paths Arrays__ogtk.vi"/>
<Item Name="Build Path - File Names Array - path__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - File Names Array - path__ogtk.vi"/>
<Item Name="Build Path - File Names Array__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - File Names Array__ogtk.vi"/>
<Item Name="Build Path - Traditional - path__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - Traditional - path__ogtk.vi"/>
<Item Name="Build Path - Traditional__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path - Traditional__ogtk.vi"/>
<Item Name="Build Path__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Build Path__ogtk.vi"/>
<Item Name="Cluster to Array of VData__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Cluster to Array of VData__ogtk.vi"/>
<Item Name="Create Dir if Non-Existant__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Create Dir if Non-Existant__ogtk.vi"/>
<Item Name="Encode Section and Key Names__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Encode Section and Key Names__ogtk.vi"/>
<Item Name="File Exists - Array__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/File Exists - Array__ogtk.vi"/>
<Item Name="File Exists - Scalar__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/File Exists - Scalar__ogtk.vi"/>
<Item Name="File Exists__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/File Exists__ogtk.vi"/>
<Item Name="Format Numeric Array__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Format Numeric Array__ogtk.vi"/>
<Item Name="Format Variant Into String__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/string/string.llb/Format Variant Into String__ogtk.vi"/>
<Item Name="Get Array Element TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Array Element TD__ogtk.vi"/>
<Item Name="Get Array Element TDEnum__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Array Element TDEnum__ogtk.vi"/>
<Item Name="Get Cluster Element Names__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Cluster Element Names__ogtk.vi"/>
<Item Name="Get Cluster Elements TDs__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Cluster Elements TDs__ogtk.vi"/>
<Item Name="Get Data Name from TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Data Name from TD__ogtk.vi"/>
<Item Name="Get Data Name__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Data Name__ogtk.vi"/>
<Item Name="Get Default Data from TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Default Data from TD__ogtk.vi"/>
<Item Name="Get Element TD from Array TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Element TD from Array TD__ogtk.vi"/>
<Item Name="Get Header from TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Header from TD__ogtk.vi"/>
<Item Name="Get Last PString__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Last PString__ogtk.vi"/>
<Item Name="Get PString__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get PString__ogtk.vi"/>
<Item Name="Get Refnum Type Enum from Data__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Refnum Type Enum from Data__ogtk.vi"/>
<Item Name="Get Refnum Type Enum from TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Refnum Type Enum from TD__ogtk.vi"/>
<Item Name="Get Strings from Enum TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Strings from Enum TD__ogtk.vi"/>
<Item Name="Get Strings from Enum__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Strings from Enum__ogtk.vi"/>
<Item Name="Get TDEnum from Data__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get TDEnum from Data__ogtk.vi"/>
<Item Name="Get Variant Attributes__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Variant Attributes__ogtk.vi"/>
<Item Name="Get Waveform Type Enum from Data__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Waveform Type Enum from Data__ogtk.vi"/>
<Item Name="Get Waveform Type Enum from TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Get Waveform Type Enum from TD__ogtk.vi"/>
<Item Name="Parse String with TDs__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Parse String with TDs__ogtk.vi"/>
<Item Name="Read INI Cluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Read INI Cluster__ogtk.vi"/>
<Item Name="Read Key (Variant)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Read Key (Variant)__ogtk.vi"/>
<Item Name="Read Section Cluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Read Section Cluster__ogtk.vi"/>
<Item Name="Refnum Subtype Enum__ogtk.ctl" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Refnum Subtype Enum__ogtk.ctl"/>
<Item Name="Reshape 1D Array__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Reshape 1D Array__ogtk.vi"/>
<Item Name="Reshape Array to 1D VArray__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Reshape Array to 1D VArray__ogtk.vi"/>
<Item Name="Resolve Timestamp Format__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/string/string.llb/Resolve Timestamp Format__ogtk.vi"/>
<Item Name="Set Data Name__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Set Data Name__ogtk.vi"/>
<Item Name="Set Enum String Value__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Set Enum String Value__ogtk.vi"/>
<Item Name="Slice 1D Array (BOL)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (BOL)__ogtk.vi"/>
<Item Name="Slice 1D Array (CDB)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (CDB)__ogtk.vi"/>
<Item Name="Slice 1D Array (CSG)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (CSG)__ogtk.vi"/>
<Item Name="Slice 1D Array (CTL-REF)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (CTL-REF)__ogtk.vi"/>
<Item Name="Slice 1D Array (CXT)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (CXT)__ogtk.vi"/>
<Item Name="Slice 1D Array (DBL)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (DBL)__ogtk.vi"/>
<Item Name="Slice 1D Array (ENUM)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (ENUM)__ogtk.vi"/>
<Item Name="Slice 1D Array (ERR)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (ERR)__ogtk.vi"/>
<Item Name="Slice 1D Array (EXT)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (EXT)__ogtk.vi"/>
<Item Name="Slice 1D Array (FILE-REF)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (FILE-REF)__ogtk.vi"/>
<Item Name="Slice 1D Array (I08)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (I08)__ogtk.vi"/>
<Item Name="Slice 1D Array (I16)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (I16)__ogtk.vi"/>
<Item Name="Slice 1D Array (I32)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (I32)__ogtk.vi"/>
<Item Name="Slice 1D Array (I64)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (I64)__ogtk.vi"/>
<Item Name="Slice 1D Array (LVObject)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (LVObject)__ogtk.vi"/>
<Item Name="Slice 1D Array (MENU-REF)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (MENU-REF)__ogtk.vi"/>
<Item Name="Slice 1D Array (MENU-RING)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (MENU-RING)__ogtk.vi"/>
<Item Name="Slice 1D Array (PATH)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (PATH)__ogtk.vi"/>
<Item Name="Slice 1D Array (PICT-RING)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (PICT-RING)__ogtk.vi"/>
<Item Name="Slice 1D Array (SIG)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (SIG)__ogtk.vi"/>
<Item Name="Slice 1D Array (String)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (String)__ogtk.vi"/>
<Item Name="Slice 1D Array (TXT&PICT-RING)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (TXT&PICT-RING)__ogtk.vi"/>
<Item Name="Slice 1D Array (TXT-RING)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (TXT-RING)__ogtk.vi"/>
<Item Name="Slice 1D Array (U08)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (U08)__ogtk.vi"/>
<Item Name="Slice 1D Array (U16)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (U16)__ogtk.vi"/>
<Item Name="Slice 1D Array (U32)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (U32)__ogtk.vi"/>
<Item Name="Slice 1D Array (U64)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (U64)__ogtk.vi"/>
<Item Name="Slice 1D Array (VAR)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array (VAR)__ogtk.vi"/>
<Item Name="Slice 1D Array__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/array/array.llb/Slice 1D Array__ogtk.vi"/>
<Item Name="Split Cluster TD__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Split Cluster TD__ogtk.vi"/>
<Item Name="Strip Path - Arrays__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Strip Path - Arrays__ogtk.vi"/>
<Item Name="Strip Path - Traditional__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Strip Path - Traditional__ogtk.vi"/>
<Item Name="Strip Path__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/file/file.llb/Strip Path__ogtk.vi"/>
<Item Name="Strip Units__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Strip Units__ogtk.vi"/>
<Item Name="Trim Whitespace (String Array)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/string/string.llb/Trim Whitespace (String Array)__ogtk.vi"/>
<Item Name="Trim Whitespace (String)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/string/string.llb/Trim Whitespace (String)__ogtk.vi"/>
<Item Name="Trim Whitespace__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/string/string.llb/Trim Whitespace__ogtk.vi"/>
<Item Name="Type Descriptor Enumeration__ogtk.ctl" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Type Descriptor Enumeration__ogtk.ctl"/>
<Item Name="Type Descriptor Header__ogtk.ctl" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Type Descriptor Header__ogtk.ctl"/>
<Item Name="Type Descriptor__ogtk.ctl" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Type Descriptor__ogtk.ctl"/>
<Item Name="Variant to Header Info__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Variant to Header Info__ogtk.vi"/>
<Item Name="Waveform Subtype Enum__ogtk.ctl" Type="VI" URL="/<userlib>/_OpenG.lib/lvdata/lvdata.llb/Waveform Subtype Enum__ogtk.ctl"/>
<Item Name="Write INI Cluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Write INI Cluster__ogtk.vi"/>
<Item Name="Write Key (Variant)__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Write Key (Variant)__ogtk.vi"/>
<Item Name="Write Section Cluster__ogtk.vi" Type="VI" URL="/<userlib>/_OpenG.lib/variantconfig/variantconfig.llb/Write Section Cluster__ogtk.vi"/>
</Item>
<Item Name="vi.lib" Type="Folder">
<Item Name="8.6CompatibleGlobalVar.vi" Type="VI" URL="/<vilib>/Utility/config.llb/8.6CompatibleGlobalVar.vi"/>
<Item Name="BuildHelpPath.vi" Type="VI" URL="/<vilib>/Utility/error.llb/BuildHelpPath.vi"/>
<Item Name="Check if File or Folder Exists.vi" Type="VI" URL="/<vilib>/Utility/libraryn.llb/Check if File or Folder Exists.vi"/>
<Item Name="Check Special Tags.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Check Special Tags.vi"/>
<Item Name="Clear Errors.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Clear Errors.vi"/>
<Item Name="Convert property node font to graphics font.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Convert property node font to graphics font.vi"/>
<Item Name="Details Display Dialog.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Details Display Dialog.vi"/>
<Item Name="DialogType.ctl" Type="VI" URL="/<vilib>/Utility/error.llb/DialogType.ctl"/>
<Item Name="DialogTypeEnum.ctl" Type="VI" URL="/<vilib>/Utility/error.llb/DialogTypeEnum.ctl"/>
<Item Name="Error Cluster From Error Code.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Error Cluster From Error Code.vi"/>
<Item Name="Error Code Database.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Error Code Database.vi"/>
<Item Name="ErrorConvert.vi" Type="VI" URL="/<vilib>/FieldPoint/SubVIs/ErrorConvert.vi"/>
<Item Name="ErrWarn.ctl" Type="VI" URL="/<vilib>/Utility/error.llb/ErrWarn.ctl"/>
<Item Name="eventvkey.ctl" Type="VI" URL="/<vilib>/event_ctls.llb/eventvkey.ctl"/>
<Item Name="Find Tag.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Find Tag.vi"/>
<Item Name="Format Message String.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Format Message String.vi"/>
<Item Name="FP Check Error.vi" Type="VI" URL="/<vilib>/FieldPoint/SubVIs/FP Check Error.vi"/>
<Item Name="FP Get Configuration Info.vi" Type="VI" URL="/<vilib>/FieldPoint/FP Get Configuration Info.vi"/>
<Item Name="FP Write (Boolean -IO).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Boolean -IO).vi"/>
<Item Name="FP Write (Boolean Array -IO).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Boolean Array -IO).vi"/>
<Item Name="FP Write (Boolean Array).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Boolean Array).vi"/>
<Item Name="FP Write (Boolean).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Boolean).vi"/>
<Item Name="FP Write (Float -IO).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Float -IO).vi"/>
<Item Name="FP Write (Float Array -IO).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Float Array -IO).vi"/>
<Item Name="FP Write (Float Array).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Float Array).vi"/>
<Item Name="FP Write (Float).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Float).vi"/>
<Item Name="FP Write (Polymorphic).vi" Type="VI" URL="/<vilib>/FieldPoint/Polymorphic Write.llb/FP Write (Polymorphic).vi"/>
<Item Name="General Error Handler Core CORE.vi" Type="VI" URL="/<vilib>/Utility/error.llb/General Error Handler Core CORE.vi"/>
<Item Name="General Error Handler.vi" Type="VI" URL="/<vilib>/Utility/error.llb/General Error Handler.vi"/>
<Item Name="Get String Text Bounds.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Get String Text Bounds.vi"/>
<Item Name="Get Text Rect.vi" Type="VI" URL="/<vilib>/picture/picture.llb/Get Text Rect.vi"/>
<Item Name="GetHelpDir.vi" Type="VI" URL="/<vilib>/Utility/error.llb/GetHelpDir.vi"/>
<Item Name="GetRTHostConnectedProp.vi" Type="VI" URL="/<vilib>/Utility/error.llb/GetRTHostConnectedProp.vi"/>
<Item Name="Longest Line Length in Pixels.vi" Type="VI" URL="/<vilib>/Utility/error.llb/Longest Line Length in Pixels.vi"/>
<Item Name="LVBoundsTypeDef.ctl" Type="VI" URL="/<vilib>/Utility/miscctls.llb/LVBoundsTypeDef.ctl"/>
<Item Name="LVRectTypeDef.ctl" Type="VI" URL="/<vilib>/Utility/miscctls.llb/LVRectTypeDef.ctl"/>
<Item Name="LVRowAndColumnTypeDef.ctl" Type="VI" URL="/<vilib>/Utility/miscctls.llb/LVRowAndColumnTypeDef.ctl"/>
<Item Name="LVRowAndColumnUnsignedTypeDef.ctl" Type="VI" URL="/<vilib>/Utility/miscctls.llb/LVRowAndColumnUnsignedTypeDef.ctl"/>
<Item Name="Modbus Master.lvclass" Type="LVClass" URL="/<vilib>/Modbus/master/Modbus Master.lvclass"/>
<Item Name="NI_FileType.lvlib" Type="Library" URL="/<vilib>/Utility/lvfile.llb/NI_FileType.lvlib"/>
<Item Name="NI_LVConfig.lvlib" Type="Library" URL="/<vilib>/Utility/config.llb/NI_LVConfig.lvlib"/>
<Item Name="NI_PackedLibraryUtility.lvlib" Type="Library" URL="/<vilib>/Utility/LVLibp/NI_PackedLibraryUtility.lvlib"/>