Skip to content
Snippets Groups Projects
Commit 6b6aa9ed authored by Daan Bijl's avatar Daan Bijl
Browse files

update demo setup initialisation to compatible with current core-tools version

parent ea8fe5a3
No related branches found
No related tags found
No related merge requests found
...@@ -4,30 +4,42 @@ import os ...@@ -4,30 +4,42 @@ import os
import setup_config import setup_config
from setup_config.setup_hardware import setup_hardware from setup_config.setup_hardware import setup_hardware
from core_tools.GUI.keysight_videomaps.data_getter.scan_generator_Virtual import fake_digitizer from pulse_lib.tests.mock_m3202a import MockM3202A
def init_station():
def init_station():
# load config file with the instrument settings # load config file with the instrument settings
station = qcodes.Station(config_file = os.path.dirname(setup_config.__file__) + '\\instruments.yaml') instrument_config_path = os.path.join(
os.path.dirname(setup_config.__file__),
'instruments.yaml'
)
station = qcodes.Station(config_file=instrument_config_path)
station.load_instrument('D5a1') station.load_instrument('D5a1')
station.load_instrument('D5a2') station.load_instrument('D5a2')
station.load_instrument('D5a3') station.load_instrument('D5a3')
# station.load_instrument('D5a1', spi_rack=None) # station.load_instrument('D5a1', spi_rack=None)
# station.load_instrument('D5a2', spi_rack=None) # station.load_instrument('D5a2', spi_rack=None)
# station.load_instrument('D5a3', spi_rack=None) # station.load_instrument('D5a3', spi_rack=None)
hw = setup_hardware() hw = setup_hardware()
station.add_component(hw) station.add_component(hw)
station.load_instrument( station.load_instrument(
'gates', hardware = hw, 'gates',
dac_sources = [station.D5a1, station.D5a2, station.D5a3]) hardware=hw,
dac_sources=[
station.D5a1,
station.D5a2,
station.D5a3
]
)
# load the digitizer # load the digitizer
# station.load_instrument('digitizer_keys') dig = MockM3202A(
dig = fake_digitizer('digitizer_keys') name="Dig1",
chassis=1,
slot=11
)
station.add_component(dig) station.add_component(dig)
station.load_instrument('AWG1') station.load_instrument('AWG1')
......
...@@ -33,6 +33,26 @@ instruments: ...@@ -33,6 +33,26 @@ instruments:
chassis: 1 chassis: 1
slot: 11 slot: 11
sig_gen1:
type: qcodes.instrument_drivers.mock_instruments.DummyInstrument
# type: qcodes.tests.instrument_mocks.DummyInstrument
enable_forced_reconnect: true
init:
gates: ['frequency','power']
parameters:
frequency:
limits: [0,20e9]
sig_gen2:
type: qcodes.instrument_drivers.mock_instruments.DummyInstrument
# type: qcodes.tests.instrument_mocks.DummyInstrument
enable_forced_reconnect: true
init:
gates: ['frequency','power']
parameters:
frequency:
limits: [0,20e9]
AWG1: AWG1:
type: pulse_lib.tests.mock_m3202a.MockM3202A_fpga type: pulse_lib.tests.mock_m3202a.MockM3202A_fpga
enable_forced_reconnect : True enable_forced_reconnect : True
...@@ -66,8 +86,8 @@ instruments: ...@@ -66,8 +86,8 @@ instruments:
enable_forced_reconnect : True enable_forced_reconnect : True
init: init:
chassis : 1 chassis : 1
slot : 6 slot : 6
AWG6: AWG6:
type: pulse_lib.tests.mock_m3202a.MockM3202A_fpga type: pulse_lib.tests.mock_m3202a.MockM3202A_fpga
enable_forced_reconnect : True enable_forced_reconnect : True
...@@ -80,11 +100,25 @@ instruments: ...@@ -80,11 +100,25 @@ instruments:
enable_forced_reconnect : True enable_forced_reconnect : True
init: init:
chassis : 1 chassis : 1
slot : 8 slot : 8
AWG8: AWG8:
type: pulse_lib.tests.mock_m3202a.MockM3202A_fpga type: pulse_lib.tests.mock_m3202a.MockM3202A_fpga
enable_forced_reconnect : True enable_forced_reconnect : True
init: init:
chassis : 1 chassis : 1
slot : 9 slot : 9
Dig1:
type: pulse_lib.tests.mock_m3102a.MockM3102A
enable_forced_reconnect: true
init:
chassis: 1
slot: 11
Dig2:
type: pulse_lib.tests.mock_m3102a.MockM3102A
enable_forced_reconnect: true
init:
chassis: 1
slot: 12
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment